

Wide Frequency range Timing-Safe™ Peak EMI reduction IC

General Features

- 1x, LVCMOS Timing-Safe™ Peak EMI Reduction
- Input frequency:

2MHz - 16MHz @ 2.5V

2MHz - 20MHz @ 3.3V

Output frequency (Timing-Safe™):

2MHz - 16MHz @ 2.5V

2MHz - 20MHz @ 3.3V

- Analog Spread Selection up to ±1.5%
- External Input-Output Delay Control option
- Power Down option for Power Save mode
- Supply Voltage: 2.5V±0.2V

 $3.3V \pm 0.3V$

- Commercial temperature range
- 8 pin, TSSOP, and TDFN(2X2) COL packages
- The First True Drop-in Solution

Functional Description

PCS3P73Z01AW is a 2.5V/3.3V versatile EMI reduction IC based on PulseCore Semiconductor's patent pending Timing-Safe™ technology. PCS3P73Z01AW accepts one


input from an external reference, and locks on to it delivering a 1x Timing-Safe™ clock. PCS3P73Z01AW has a Frequency Selection (FS) control that facilitates selecting one of the two frequency ranges within the operating frequency range. *Refer to the frequency Selection table for details*. The device has an SSEXTR pin to select different deviation and associated Input-Output Skew (T_{SKEW}), depending upon the value of an external resistor connected between SSEXTR and GND. PCS3P73Z01AW has a DLY_CTRL for adjusting the Input-Output clock delay, depending upon the value of capacitor connected at this pin to GND. PD#/OE provides the Power Down option. Outputs will be tri-stated when power down is active.

PCS3P73Z01AW operates from a 2.5V/3.3V supply and is available in an 8 Pin TSSOP, and TDFN (2X2) COL Packages, over Commercial temperature range.

Application


PCS3P73Z01AW is targeted for use in Displays, Camera modules and SDRAM memory interface systems.

Block Diagram





Pin Configuration



Pin Description

Pin#	Туре	Pin Name	Description
1	1	CLKIN	External reference Clock input.
2	1	PD#/OE	Power Down. Pull LOW to enable Power Down. Outputs will be tri-stated when power down is enabled. Pull HIGH to disable power down and enable output.
3	I	FS	Frequency Select (see Frequency Selection table for details).
4	Р	GND	Ground
5	0	ModOUT	Buffered modulated Timing-Safe™ clock output
6	0	DLY_CTRL	External Input-Output Delay control
7	I	SSEXTR	Analog Spread Selection through external resistor to GND.
8	Р	VDD	2.5V / 3.3V supply Voltage

Frequency Selection Table

VDD FS		Frequency(MHz)
0.5)/	0	2-6
2.5V	1	6-16
0.017	0	2-6
3.3V	1	6-20

Absolute Maximum Rating

Symbol	Parameter	Rating	Unit
V_{DD}	Voltage on any pin with respect to Ground	-0.5 to +4.6	V
T _{STG}	Storage temperature	-65 to +125	°C
Ts	Max. Soldering Temperature (10 sec)	260	°C
TJ	Junction Temperature	150	°C
T_DV	Static Discharge Voltage (As per JEDEC STD22- A114-B)	2	KV
	,		

Note: These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect device reliability.



Operating Conditions

Parameter	Description	Min	Max	Unit
$V_{DD(3.3V)}$	Supply Voltage	3.0	3.6	V
$V_{DD(2.5V)}$	Supply Voltage	2.3	2.7	V
T _A	Operating Temperature (Ambient Temperature)	0	+70	°C
C_L	Load Capacitance		10	pF
C _{IN}	Input Capacitance		7	pF

Electrical Characteristics for 2.5V Supply

Parameter	Description	Test C	onditions	Min	Тур	Max	Unit
V_{DD}	Supply Voltage			2.3	2.5	2.7	V
V_{IL}	Input LOW Voltage					0.7	V
V_{IH}	Input HIGH Voltage			1.7			V
I _{IL}	Input LOW Current	$V_{IN} = 0V$				50	μA
I _{IH}	Input HIGH Current	$V_{IN} = V_{DD}$				50	μA
V_{OL}	Output LOW Voltage	I _{OL} = 8mA	I _{OL} = 8mA			0.6	V
V_{OH}	Output HIGH Voltage	$I_{OH} = -8mA$	I _{OH} = -8mA				V
I _{CC}	Static Supply Current	CLKIN & PD#/OE pi	CLKIN & PD#/OE pins pulled to GND			2	μA
			2MHz		2		
I _{DD}	Dynamic Supply Current	Unloaded Output	6MHz		5		mA
			16MHz		6		
Z _o	Output Impedance				36		Ω

Electrical Characteristics for 3.3V Supply

Parameter	Description	Test C	Test Conditions		Тур	Max	Unit
V_{DD}	Supply Voltage			3.0	3.3	3.6	V
V_{IH}	Input HIGH Voltage			2.0			V
V_{IL}	Input LOW Voltage					0.8	V
I _{IH}	Input HIGH Current	$V_{IN} = V_{DD}$				50	μA
I _{IL}	Input LOW Current	$V_{IN} = 0V$	V _{IN} = 0V			50	μA
V_{OH}	Output HIGH Voltage	$I_{OH} = -8mA$	I _{OH} = -8mA				V
V_{OL}	Output LOW Voltage	I _{OL} =8mA	I _{OL} =8mA			0.4	V
I _{cc}	Static Supply Current	CLKIN pulled Low, F	PD#/OE pulled Low			2	μA
			2MHz		4		
I _{DD}	Dynamic Supply Current	Unloaded outputs	6MHz		7		mA
			20MHz		9		
Zo	Output Impedance				27		Ω



rev 0.3

Switching Characteristics for 2.5V

Parameter	Test Con	ditions	Min	Тур	Max	Unit
lanut Francisco	FS=0	2		6		
Input Frequency	FS=1		6		16	N 41 1-
MadOUT	FS=0		2		6	MHz
ModOUT	FS=1		6		16	
Duty Cycle 1, 2	Measured at V _{DD} /2		45	50	55	%
Rise Time ^{1, 2}	Measured between 20% to 80%			1.7		nS
Fall Time 1,2	Measured between 80% to 20%			0.9		nS
Cycle-to-Cycle Jitter ²	Unloaded outputs	FS=0; @ 5 MHz		±225		20
Cycle-to-Cycle Sitter	Unloaded outputs	FS=1; @ 15 MHz		±150		pS
	Unloaded outputs with	FS=0; @ 6 MHz		175		
Input-to-Output propagation Delay ²	SSEXTR pin OPEN, No load on DLY_CTRL FS=1; @ 12 M			75		pS
PLL Lock Time ²	Stable power supply, val	id clock presented on			3	mS

Notes: 1. All parameters are specified with 10 pF loaded outputs

Switching Characteristics for 3.3V

Parameter	Test Con	Min	Тур	Max	Unit	
L	FS=0	2		6		
Input Frequency	FS=1		6		20	
M. IOLIT	FS=0		2		6	MHz
ModOUT	FS=1		6		20	
Duty Cycle 3,4	Measured at V _{DD} /2		45	50	55	%
Rise Time ^{3,4}	Measured between 20% to 80%			1.2		nS
Fall Time ^{3,4}	Measured between 80% to 20%			0.8		nS
Cycle-to-Cycle Jitter ⁴	Unloaded outputs	FS=0; @ 5 MHz		±200		20
Cycle-to-Cycle Sitter	Unloaded outputs	FS=1; @ 15 MHz		±125		pS
	Unloaded outputs with	FS=0; @ 6 MHz		-75		
Input-to-Output propagation Delay 4	SSEXTR pin OPEN, No load on DLY_CTRL	FS=1; @ 12 MHz		125		pS
PLL Lock Time⁴	Stable power supply, vali			3	mS	

Notes: 3. All parameters are specified with 10 pF loaded outputs


^{2.} Parameter is guaranteed by design and characterization. Not 100% tested in production

^{4.} Parameter is guaranteed by design and characterization. Not 100% tested in production




Switching Waveforms


Duty Cycle Timing




All Outputs Rise/Fall Time



Input - Output Propagation Delay







Note: Tskew is measured in units of Clock Period




Typical example of Timing-Safe™ waveform





Typical Application Schematic





Charts (for VDD=2.5V±0.2V and 3.3V±0.3V)



Fig1: Deviation Vs Resistance (2MHz, FS=0)




Fig3: Deviation Vs Resistance (4MHz, FS=0)




Fig5: Deviation Vs Resistance (6MHz, FS=0)




Fig2: Tskew Vs Resistance (2MHz, FS=0)




Fig4: Tskew Vs Resistance (4MHz, FS=0)




Fig6: Tskew Vs Resistance (6MHz, FS=0)






Fig7: Deviation Vs Resistance (6MHz, FS=1)




Fig8: Tskew Vs Resistance (6MHz, FS=1)




Fig9: Deviation Vs Resistance (12.5MHz, FS=1)




Fig10: Tskew Vs Resistance (12.5MHz, FS=1)




Fig11: Deviation Vs Resistance (16MHz, FS=1)



Fig12: Tskew Vs Resistance (16MHz, FS=1)






Fig13: I/O Delay Vs Load (DLY_CTRL) (For 2MHz, FS=0)




Fig15: I/O Delay Vs Load (DLY_CTRL) (For 6MHz, FS=0)




Fig17: I/O Delay Vs Load (DLY_CTRL) (For 12.5MHz, FS=1)

Note: Device to Device variation of Deviation and I/O delay is ± 10%




Fig14: I/O Delay Vs Load (DLY_CTRL) (For 4MHz, FS=0)




Fig16: I/O Delay Vs Load (DLY_CTRL) (For 6MHz, FS=1)






Fig18: I/O Delay Vs Load (DLY_CTRL) (For 16MHz, FS=1)



Package Information

8-lead TSSOP Package (4.40-MM Body)






	Dimensions					
Symbol	Inc	hes	Millimeters			
	Min	Max	Min	Max		
Α		0.043		1.10		
A1	0.002	0.006	0.05	0.15		
A2	0.033	0.037	0.85	0.95		
В	0.008	0.012	0.19	0.30		
С	0.004	0.008	0.09	0.20		
D	0.114	0.122	2.90	3.10		
E	0.169	0.177	4.30	4.50		
е	0.026	BSC	0.65 E	BSC		
Н	0.252 BSC		6.40 E	BSC		
L	0.020	0.028	0.50	0.70		
θ	0°	8°	0°	8°		



TDFN COL 2x2 8L package Outline drawing



	Dimensions					
Symbol	Inch	nes	Mill	imeters		
	Min	Max	Min	Max		
Α	0.027	0.0315	0.70	0.80		
A3	0.008 BSC		0.203 BSC			
b	0.008	0.012	0.20	0.30		
D	0.079	BSC	2.00 BSC			
Е	0.078 BSC		2.00 BSC			
е	0.020 BSC		0.5	0 BSC		
L	0.020	0.024	0.50	0.60		




rev 0.3 Ordering Codes

Ordering Code	Marking	Package Type	Temperature
PCS3P73Z01AWG-08-TT	3P73Z01AWG	8-pin 4.4-mm TSSOP - TUBE, Green	Commercial
PCS3P73Z01AWG-08-TR	3P73Z01AWG	8- pin 4.4-mm TSSOP - TAPE & REEL, Green	Commercial
PCS3P73Z01AWG-08-CR	AE1LL	8- pin 2-mm TDFN COL - TAPE & REEL, Green	Commercial

LL = 2 Character LOT #

Device Ordering Information







PulseCore Semiconductor Corporation 1715 S. Bascom Ave Suite 200, Campbell, CA 95008 Tel: 408-879-9077

Fax: 408-879-9018 www.pulsecoresemi.com Copyright © PulseCore Semiconductor All Rights Reserved Part Number: PCS3P73Z01AW Document Version: 0.3

Note: This product utilizes US Patent #6,646,463 Impedance Emulator Patent issued to PulseCore Semiconductor, dated 11-11-2003

Many PulseCore Semiconductor products are protected by issued patents or by applications for patent

© Copyright 2006 PulseCore Semiconductor Corporation. All rights reserved. Our logo and name are trademarks or registered trademarks of PulseCore Semiconductor. All other brand and product names may be the trademarks of their respective companies. PulseCore reserves the right to make changes to this document and its products at any time without notice. PulseCore assumes no responsibility for any errors that may appear in this document. The data contained herein represents PulseCore's best data and/or estimates at the time of issuance. PulseCore reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. PulseCore does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of PulseCore products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in PulseCore's Terms and Conditions of Sale (which are available from PulseCore). All sales of PulseCore products are made exclusively according to PulseCore's Terms and Conditions of Sale. The purchase of products from PulseCore does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of PulseCore or third parties. PulseCore does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of PulseCore products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify PulseCore against all claims arising from such use.