Data Sheet: Technical Data

Document Number: MC9RS08KB12

Rev. 3, 8/2009



# MC9RS08KB12



20-Pin SOIC Case 751D



16-Pin TSSOP Case 948F



16-Pin SOIC N/B Case 751B





8-Pin DFN Case 1452-02

- Development Support
  - Single-wire background debug interface
  - Breakpoint capability to allow single breakpoint setting during in-circuit debugging

### · Peripherals

- ADC 12-channel, 10-bit resolution; 2.5 μs conversion time; automatic compare function; 1.7 mV/°C temperature sensor; internal bandgap reference channel; operation in stop; hardware trigger; fully functional from 2.7 V to 5.5 V
- **ACMP** Analog comparator; full rail-to-rail supply operation; option to compare to fixed internal bandgap reference voltage; can operate in stop mode
- **TPM** One 2-channel timer/pulse-width modulator module; selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel
- **IIC** Inter-integrated circuit bus module capable of operation up to 100 kbps with maximum bus loading; capable of higher baud rates with reduced loading
- **SCI** One serial communications interface module with optional 13-bit break; LIN extensions
- MTIM Two 8-bit modulo timers; optional clock
- RTI One real-time clock with optional clock sources
- KBI Keyboard interrupts; up to 8 ports

### • Input/Output

- 18 GPIOs in 20-pin package; 14 GPIOs in 16-pin package; 6 GPIOs in 8-pin package; including one output-only pin and one input-only pin
- Hysteresis and configurable pullup device on all input pins; configurable slew rate and drive strength on all output pins
- Package Options
  - MC9RS08KB12/MC9RS08KB8/MC9RS08KB4
    - 20-pin SOIC, 16-pin SOIC NB or TSSOP
  - MC9RS08KB2
    - 8-pin SOIC or DFN

MC9RS08KB12 Series

Covers:MC9RS08KB12 MC9RS08KB8 MC9RS08KB4 MC9RS08KB2

- 8-Bit RS08 Central Processor Unit (CPU)
  - Up to 20 MHz CPU at 1.8 V to 5.5 V across temperature range of -40 °C to 85 °C
  - Subset of HC08 instruction set with added BGND instruction
  - Single Global interrupt vector
- On-Chip Memory
  - Up to 12 KB flash read/program/erase over full operating voltage and temperature, 12 KB/8 KB/4 KB/2 KB flash are optional
  - Up to 254-byte random-access memory (RAM), 254-byte/126-byte RAM are optional
  - Security circuitry to prevent unauthorized access to flash contents
- · Power-Saving Modes
  - Wait mode CPU shuts down; system clocks continue to run; full voltage regulation
  - Stop mode CPU shuts down; system clocks are stopped; voltage regulator in standby
  - Wakeup from power-saving modes using RTI, KBI, ADC, ACMP, SCI and LVD
- · Clock Source Options
  - Oscillator (XOSC) Loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 39.0625 kHz or 1 MHz to 16 MHz
  - Internal Clock Source (ICS) Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supporting bus frequencies up to 10 MHz
- · System Protection
  - Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal low power oscillator
  - Low-voltage detection with reset or interrupt
  - Illegal opcode detection with reset - Illegal address detection with reset
  - Flash-block protection

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

© Freescale Semiconductor, Inc., 2008-2009. All rights reserved.



## **Table of Contents**

1	MCU Block	Diagram3			3.9.1 Control Timing	26
		nents			3.9.2 TPM/MTIM Module Timing	
	_	haracteristics 6		3.10	Analog Comparator (ACMP) Electrical	27
	3.1 Introd	luction		3.11	Internal Clock Source Characteristics	28
	3.2 Paran	neter Classification6		3.12	ADC Characteristics	28
	3.3 Absol	ute Maximum Ratings 6		3.13	Flash Specifications	30
	3.4 Thern	nal Characteristics			EMC Performance	
	3.5 ESD F	Protection and Latch-Up Immunity8			3.14.1 Radiated Emissions	33
	3.6 DC CI	haracteristics	4	Orde	ring Information	34
	3.7 Suppl	ly Current Characteristics22			anical Drawings	
	3.8 Extern	nal Oscillator (XOSC) Characteristics 25			3	
		haracteristics				

# **Revision History**

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://freescale.com/

The following revision history table summarizes changes contained in this document.

Revision Date Description of Changes			
1	4/13/2009	Updated on shared review comments, added package information.	
2	5/22/2009	Completed most of the TBDs, corrected the block diagram.	
3	8/31/2009	Completed all the TBDs. Changed $V_{LVD}$ and added $R_{PD}$ in the Table 7. Changed $SI_{DD}$ , ADC adder from stop, RTI adder from stop with 1 kHz clock source enabled and LVI adder from stop at 5 V in the Table 8.	

## **Related Documentation**

Find the most current versions of all documents at: http://www.freescale.com

### Reference Manual (MC9RS08KB12RM)


Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

MC9RS08KB12 Series MCU Data Sheet, Rev. 3

3

# 1 MCU Block Diagram

The block diagram, Figure 1, shows the structure of the MC9RS08KB12 MCU.



- 1. PTA5/TCLK/RESET/V<sub>PP</sub> is an input-only pin when used as port pin
- 2. PTA4/ACMPO/BKGD/MS is an output-only pin when used as port pin

Figure 1. MC9RS08KB12 Series Block Diagram

# 2 Pin Assignments

This section shows the pin assignments in the packages available for the MC9RS08KB12 series.

Table 1. Pin Availability by Package Pin-Count

Pin Number				< Lowe	est <b>Priority</b>	> Highest	
20	16	8	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	1	1	PTA5		TCLK	RESET	V <sub>PP</sub>
2	2	2	PTA4	ACMPO	BKGD	MS	
3	3	3					$V_{DD}$
4	4	4					V <sub>SS</sub>
5	5	_	PTB7	SCL <sup>1</sup>			EXTAL
6	6	_	PTB6	SDA <sup>1</sup>			XTAL
7	7	_	PTB5	TPMCH1 <sup>2</sup>			
8	8	_	PTB4	TPMCH0 <sup>2</sup>			
9	_	_	PTC3			ADP11	
10	_	_	PTC2			ADP10	
11	_	_	PTC1			ADP9	
12	_	_	PTC0			ADP8	
13	9	_	PTB3	KBIP7		ADP7	
14	10	_	PTB2	KBIP6		ADP6	
15	11	_	PTB1	KBIP5	TxD <sup>3</sup>	ADP5	
16	12	_	PTB0	KBIP4	RxD <sup>3</sup>	ADP4	
17	13	5	PTA3	KBIP3	SCL <sup>1</sup>	TxD <sup>3</sup>	ADP3
18	14	6	PTA2	KBIP2	SDA <sup>1</sup>	RxD <sup>3</sup>	ADP2
19	15	7	PTA1	KBIP1	TPMCH1 <sup>2</sup>	ADP1	ACMP-
20	16	8	PTA0	KBIP0	TPMCH0 <sup>2</sup>	ADP0	ACMP+

IIC pins can be remapped to PTB6 and PTB7, default reset location is PTA2 and PTA3. It can be configured only once.

<sup>&</sup>lt;sup>2</sup> TPM pins can be remapped to PTB4 and PTB5, default reset location is PTA0 and PTA1.

<sup>&</sup>lt;sup>3</sup> SCI pins can be remapped to PTA2 and PTA3, default reset location is PTB0 and PTB1. It can be configured only once.




Figure 2. MC9RS08KB12 Series 20-Pin SOIC Package




Figure 3. MC9RS08KB12 Series 16-Pin SOIC NB/TSSOP Package




Figure 4. MC9RS08KB12 Series 8-Pin SOIC/DFN Package

### 3.1 Introduction

This chapter contains electrical and timing specifications for the MC9RS08KB12 series of microcontrollers available at the time of publication.

### 3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

**Table 2. Parameter Classifications** 

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

### **NOTE**

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

## 3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this chapter.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance,  $V_{SS}$  or  $V_{DD}$ ) or the programmable pull-up resistor associated with the pin is enabled.

**Table 3. Absolute Maximum Ratings** 

Rating	Symbol	Value	Unit
Supply voltage	$V_{DD}$	-0.3 to 5.8	V
Maximum current into V <sub>DD</sub>	I <sub>DD</sub>	120	mA
Digital input voltage	V <sub>In</sub>	-0.3 to V <sub>DD</sub> + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	I <sub>D</sub>	±25	mA

MC9RS08KB12 Series MCU Data Sheet, Rev. 3

Table 3. Absolute Maximum Ratings (continued)

Rating	Symbol	Value	Unit
Storage temperature range	T <sub>stg</sub>	-55 to 150	ô

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

### 3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits and it is user-determined rather than being controlled by the MCU design. In order to take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

**Table 4. Thermal Characteristics** 

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T <sub>A</sub>	T <sub>L</sub> to T <sub>H</sub> -40 to 85	°C
Maximum junction temperature	T <sub>JMAX</sub>	150	°C
Thermal resistance 20-pin SOIC	$\theta_{\sf JA}$	83	°C/W
Thermal resistance 16-pin SOIC NB	$\theta_{\sf JA}$	103	°C/W
Thermal resistance 16-pin TSSOP	$\theta_{\sf JA}$	29	°C/W
Thermal resistance 8-pin SOIC	$\theta_{\sf JA}$	150	°C/W
Thermal resistance 8-pin DFN	$\theta_{\sf JA}$	110	°C/W

The average chip-junction temperature (TJ) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 $T_A = Ambient temperature, °C$ 

 $\theta_{JA}$  = Package thermal resistance, junction-to-ambient, °C /W

 $P_{D} = P_{int} + P_{I/O}$ 

 $P_{int} = I_{DD} \times V_{DD}$ , Watts chip internal power

 $P_{I/O}$  = Power dissipation on input and output pins user determined

MC9RS08KB12 Series MCU Data Sheet, Rev. 3

<sup>&</sup>lt;sup>2</sup> All functional non-supply pins are internally clamped to V<sub>SS</sub> and V<sub>DD</sub> except the RESET/V<sub>PP</sub> pin which is internally clamped to V<sub>SS</sub> only.

Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between PD and TJ (if  $P_{I/O}$  is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (PD)^2$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 1 and Equation 2 iteratively for any value of  $T_A$ .

## 3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions must be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

During the device qualification ESD stresses were performed for the human body model (HBM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human body	Storage capacitance	С	100	pF
, , ,	Number of pulses per pin	_	1	_
Latah un	Minimum input voltage limit	_	-2.5	V
Latch-up	Maximum input voltage limit	_	7.5	V

Table 5. ESD and Latch-Up Test Conditions

Table 6. ESD and Latch-Up Protection Characteristics

No.	Rating <sup>1</sup>	Symbol	Min	Max	Unit
1	Human body model (HBM)	$V_{HBM}$	±2000	_	V
2	Charge device model (CDM)	V <sub>CDM</sub>	±500	_	V
3	Latch-up current at T <sub>A</sub> = 85 °C	I <sub>LAT</sub>	±100	_	mA

<sup>&</sup>lt;sup>1</sup> Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

## 3.6 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

**Table 7. DC Characteristics (Temperature Range = −40 to 85°C Ambient)** 

No.	С	Parameter	Symbol	Min	Typical	Max	Unit
1	_	Supply voltage (run, wait and stop modes.) 0 < f <sub>Bus</sub> <10 MHz		1.8	_	5.5	V
2	С	Minimum RAM retention supply voltage applied to $V_{DD}$	V <sub>RAM</sub>	0.8 <sup>1</sup>	_	_	V
3	Р	Low-voltage detection threshold $ (V_{DD} \text{ falling}) $ $ (V_{DD} \text{ rising}) $	V <sub>LVD</sub>	1.80 1.88	1.86 1.94	1.95 2.05	V
4	С	Power on RESET (POR) voltage	V <sub>POR</sub> <sup>1</sup>	0.9	_	1.7	V
5	С	Input high voltage (V <sub>DD</sub> > 2.3V) (all digital inputs)	V <sub>IH</sub>	$0.70 \times V_{DD}$	_	_	٧
6	С	Input high voltage (1.8 V $\leq$ V <sub>DD</sub> $\leq$ 2.3 V) (all digital inputs)	V <sub>IH</sub>	$0.85 \times V_{DD}$	_	_	V
7	С	Input low voltage (V <sub>DD</sub> > 2.3 V) (all digital inputs)	V <sub>IL</sub>	_	_	$0.30 \times V_{DD}$	٧
8	С	Input low voltage (1.8 V $\leq$ V <sub>DD</sub> $\leq$ 2.3 V) (all digital inputs)	V <sub>IL</sub>	_	_	$0.30 \times V_{DD}$	V
9	С	Input hysteresis (all digital inputs)	V <sub>hys</sub> <sup>1</sup>	$0.06 \times V_{DD}$	_	_	٧
10	Р	Input leakage current (per pin) V <sub>In</sub> = V <sub>DD</sub> or V <sub>SS</sub> , all input only pins	IIn	_	0.025	1.0	μΑ
11	Р	High impedance (off-state) leakage current (per pin) $V_{In} = V_{DD}$ or $V_{SS}$ , all input/output	llozl	_	0.025	1.0	μА
12	Р	Internal pullup resistors <sup>2</sup> (all port pins)	R <sub>PU</sub>	20	45	65	kΩ
13	Р	Internal pulldown resistors <sup>2</sup> (all port pins)	R <sub>PD</sub>	20	45	65	kΩ
14	С	Output high voltage — Low drive (PTxDSn = 0) 5 V, I <sub>Load</sub> = 2 mA 3 V, I <sub>Load</sub> = 1 mA 1.8 V, I <sub>Load</sub> = 0.5 mA		V <sub>DD</sub> – 0.8			V
14		Output high voltage — High drive (PTxDSn = 1) 5 V, I <sub>Load</sub> = 5 mA 3 V, I <sub>Load</sub> = 3 mA 1.8 V, I <sub>Load</sub> = 2 mA	V <sub>OH</sub>	V <sub>DD</sub> – 0.8	_ _ _	_ _ _	V
15	С	Maximum total Iон for all port pins	I <sub>OHT</sub>	_	_	40	mA

Table 7. DC Characteristics (Temperature Range = -40 to 85°C Ambient) (continued)

No.	С	Parameter		Min	Typical	Max	Unit
16	С	Output low voltage — Low drive (PTxDSn = 0) 5 V, I <sub>Load</sub> = 2 mA 3 V, I <sub>Load</sub> = 1 mA 1.8 V, I <sub>Load</sub> = 0.5 mA Output low voltage — High drive (PTxDSn = 1)	. V <sub>OL</sub>	_ _ _	_ _ _	0.8	. v
		5 V, I <sub>Load</sub> = 5 mA 3 V, I <sub>Load</sub> = 3 mA 1.8 V, I <sub>Load</sub> = 2 mA		_ _ _	_ _ _	0.8	
17	С	Maximum total IoL for all port pins	I <sub>OLT</sub>	_	_	40	mA
18	С	DC injection current <sup>3, 4, 5, 6</sup> $V_{ln} < V_{SS}, V_{ln} > V_{DD}$ Single pin limit Total MCU limit, includes sum of all stressed pins		-		0.2 0.8	mA
19	С	Input capacitance (all non-supply pins)	C <sub>In</sub>		_	7	pF

<sup>&</sup>lt;sup>1</sup> This parameter is characterized and not tested on each device.

<sup>&</sup>lt;sup>6</sup> This parameter is characterized and not tested on each device.




Figure 5. Typical  $V_{OH}$  vs.  $I_{OH}$  $V_{DD}$  = 5.5 V (High Drive)

 $<sup>^2</sup>$  Measurement condition for pull resistors:  $\rm V_{ln}$  =  $\rm V_{SS}$  for pullup and  $\rm V_{ln}$  =  $\rm V_{DD}$  for pulldown.

All functional non-supply pins are internally clamped to V<sub>SS</sub> and V<sub>DD</sub> except the RESET/V<sub>PP</sub> which is internally clamped to V<sub>SS</sub> only.

<sup>&</sup>lt;sup>4</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

<sup>&</sup>lt;sup>5</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.




Figure 6. Typical  $V_{OH}$  vs.  $I_{OH}$  $V_{DD} = 5.5 \text{ V (Low Drive)}$ 




Figure 7. Typical  $V_{OH}$  vs.  $I_{OH}$   $V_{DD}$  = 3.0 V (High Drive)

MC9RS08KB12 Series MCU Data Sheet, Rev. 3 Freescale Semiconductor 11




Figure 8. Typical  $V_{OH}$  vs.  $I_{OH}$   $V_{DD} = 3.0 \text{ V (Low Drive)}$ 




Figure 9. Typical  $V_{OH}$  vs.  $I_{OH}$   $V_{DD}$  = 1.8 V (High Drive)

MC9RS08KB12 Series MCU Data Sheet, Rev. 3




Figure 10. Typical  $V_{OH}$  vs.  $I_{OH}$ V<sub>DD</sub> = 1.8 V (Low Drive)




Figure 11. Typical  $V_{OL}$  vs.  $I_{OL}$   $V_{DD}$  = 5.5 V (High Drive)

MC9RS08KB12 Series MCU Data Sheet, Rev. 3




Figure 12. Typical  $V_{OL}$  vs.  $I_{OL}$   $V_{DD} = 5.5 \text{ V (Low Drive)}$ 




Figure 13. Typical  $V_{OL}$  vs.  $I_{OL}$   $V_{DD}$  = 3.0 V (High Drive)




Figure 14. Typical  $V_{OL}$  vs.  $I_{OL}$   $V_{DD} = 3.0 \text{ V (Low Drive)}$ 




Figure 15. Typical  $V_{OL}$  vs.  $I_{OL}$   $V_{DD}$  = 1.8 V (High Drive)




Figure 16. Typical  $V_{OL}$  vs.  $I_{OL}$  $V_{DD} = 1.8 \text{ V (Low Drive)}$ 




Figure 17. Typical  $I_{OH}$  vs.  $V_{DD}$ – $V_{OH}$   $V_{DD}$  = 5.5 V (High Drive)




Figure 18. Typical  $I_{OH}$  vs.  $V_{DD}$ – $V_{OH}$  $V_{DD} = 5.5 \text{ V (Low Drive)}$ 




Figure 19. Typical  $I_{OH}$  vs.  $V_{DD}-V_{OH}$  $V_{DD}$  = 3 V (High Drive)

MC9RS08KB12 Series MCU Data Sheet, Rev. 3 17 Freescale Semiconductor




Figure 20. Typical  $I_{OH}$  vs.  $V_{DD}-V_{OH}$  $V_{DD}$  = 3 V (Low Drive)




Figure 21. Typical  $I_{OH}$  vs.  $V_{DD}-V_{OH}$   $V_{DD}$  = 1.8 V (High Drive)




Figure 22. Typical  $I_{OH}$  vs.  $V_{DD}$ – $V_{OH}$   $V_{DD}$  = 1.8 V (Low Drive)




Figure 23. Typical  $I_{OL}$  vs.  $V_{OL}$   $V_{DD}$  = 5.5 V (High Drive)




Figure 24. Typical  $I_{OL}$  vs.  $V_{OL}$   $V_{DD}$  = 5.5 V (Low Drive)




Figure 25. Typical  $I_{OL}$  vs.  $V_{OL}$  $V_{DD}$  = 3 V (High Drive)




Figure 26. Typical  $I_{OL}$  vs.  $V_{OL}$  $V_{DD}$  = 3 V (Low Drive)




Figure 27. Typical  $I_{OL}$  vs.  $V_{OL}$   $V_{DD}$  = 1.8 V (High Drive)




Figure 28. Typical  $I_{OL}$  vs.  $V_{OL}$   $V_{DD}$  = 1.8 V (Low Drive)

# 3.7 Supply Current Characteristics

**Table 8. Supply Current Characteristics** 

N	С	Parameter	Symbol	V <sub>DD</sub> (V)	Typical	Max <sup>1</sup>	Temp. (°C)	Unit
1	Р	Run supply current <sup>2</sup> measured at (f <sub>Bus</sub> = 10 MHz)		5	3.45 3.48 3.53	7	-40 25 85	
2	С		RI <sub>DD10</sub>	3	3.39 3.42 3.49	_	-40 25 85	mA
3	С			1.80	2.40 2.42 2.44	_	-40 25 85	
4	С	Run supply current <sup>3</sup> measured at (f <sub>Bus</sub> = 1.25 MHz)		5	0.93 0.96 0.99	_	-40 25 85	
5	Т		RI <sub>DD1</sub>	3	0.91 0.92 0.92	_	-40 25 85	mA
6	Т			1.80	0.66 0.67 0.68	_	-40 25 85	

**Table 8. Supply Current Characteristics (continued)** 

N	С	Parameter	Symbol	V <sub>DD</sub> (V)	Typical	Max <sup>1</sup>	Temp. (°C)	Unit
7	С			5	841.13 859.98 873.69	_	-40 25 85	
8	Т	Wait mode supply current <sup>3</sup> measured at (fBus = 2.00 MHz)	WI <sub>DD2</sub>	3	840.21 850.60 846.67	_	-40 25 85	μΑ
9	Т			1.80	630.64 635.10 643.67	_	-40 25 85	
10	С			5	667.86 683.38 688.02	_	-40 25 85	
11	Т	Wait mode supply current <sup>3</sup> measured at (fBus = 1.00 MHz)	WI <sub>DD1</sub>	3	666.34 672.79 669.15	_	-40 25 85	μΑ
12	Т			1.80	505.39 509.28 502.52	_	-40 25 85	
13	Р			5	1.15 1.40 7.67	11	-40 25 85	
14	С	Stop mode supply current	SI <sub>DD</sub>	3	1.05 1.26 4.52	_	-40 25 85	μΑ
15	С			1.80	0.39 0.56 4.21	_	-40 25 85	
16	С			5	128.86 140.44 154.97	_	-40 25 85	
17	Т	ADC adder from stop <sup>3</sup>	_	3	102.98 111.71 118.33	_	-40 25 85	μΑ
18	Т			1.80	54.77 66.33 74.42	_	-40 25 85	
19	С			5	14.43 15.96 16.77	_	-40 25 85	
20	Т	ACMP adder from stop (ACME = 1)	_	3	14.37 14.72 14.45	_	-40 25 85	μΑ
21	Т			1.80	13.05 14.02 12.92	_	-40 25 85	

**Table 8. Supply Current Characteristics (continued)** 

N	С	Parameter	Symbol	V <sub>DD</sub> (V)	Typical	Max <sup>1</sup>	Temp. (°C)	Unit
22	С			5	0.10 0.10 0.17	_	-40 25 85	
23	Т	RTI adder from stop with 1 kHz clock source enabled <sup>4</sup>	_	3	0.02 0.06 0.02	_	-40 25 85	μА
24	Т			1.80	0.40 0.45 0.20	_	-40 25 85	
25	Т			5	0.70 1.08 1.94	_	-40 25 85	
26	Т	RTI adder from stop with 32.768KHz external clock source reference enabled	_	3	0.56 0.56 0.62	_	-40 25 85	μΑ
27	Т			1.80	0.70 0.86 0.50	_	-40 25 85	
28	С			5	58.93 68.27 76.60	_	-40 25 85	
29	Т	LVI adder from stop (LVDE = 1 and LVDSE = 1)	_	3	58.89 61.98 63.45	_	-40 25 85	μΑ
30	Т			1.80	52.84 54.52 52.49	_	-40 25 85	

<sup>&</sup>lt;sup>1</sup> Maximum value is measured at the nominal V<sub>DD</sub> voltage times 10% tolerance. Values given here are preliminary estimates prior to completing characterization.

<sup>&</sup>lt;sup>2</sup> Not include any DC loads on port pins.

Required asynchronous ADC clock and LVD to be enabled.


<sup>&</sup>lt;sup>4</sup> Most customers are expected to find that auto-wakeup from stop can be used instead of the higher current wait mode. Wait mode typical is 1.3 mA at 3 V and 1 mA at 2 V with f<sub>Bus</sub> = 1 MHz.

# 3.8 External Oscillator (XOSC) Characteristics

**Table 9. Oscillator Electrical Specifications (Temperature Range = −40 to 85°C Ambient)** 

Num	С	Rating	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1) FEE or FBE mode <sup>2</sup> High range (RANGE = 1, HGO = 1) FBELP mode High range (RANGE = 1, HGO = 0) FBELP mode	f <sub>lo</sub> f <sub>hi</sub> f <sub>hi-hgo</sub> f <sub>hi-lp</sub>	32 1 1 1	_ _ _	38.4 5 16 8	kHz MHz MHz MHz
2	D	Load capacitors	C <sub>1,</sub> C <sub>2</sub>	ı	crystal or re manufactur commenda	er's	or
3	D	Feedback resistor Low range (32 kHz to 100 kHz) High range (1 MHz to 16 MHz)	R <sub>F</sub>	_	10 1		ΜΩ
4	D	Series resistor Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R <sub>S</sub>	_ _ _ _	0 100 0 0		kΩ
5	С	Crystal start-up time <sup>3</sup> Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) <sup>4</sup> High range, high gain (RANGE = 1, HGO = 1) <sup>4</sup>	t CSTL-LP t CSTL-HGO t CSTH-LP t CSTH-HGO	_ _ _ _	200 400 5 20		ms
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE or FBE mode FBELP mode	f <sub>extal</sub>	0.03125 0		5 40	MHz

<sup>1</sup> Typical data was characterized at 5.0 V, 25 °C or is recommended value.



## 3.9 AC Characteristics

This section describes AC timing characteristics for each peripheral system.

MC9RS08KB12 Series MCU Data Sheet, Rev. 3

<sup>&</sup>lt;sup>2</sup> The input clock source must be divided using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

<sup>&</sup>lt;sup>4</sup> 4 MHz crystal.

## 3.9.1 Control Timing

**Table 10. Control Timing** 

Num	С	Parameter	Symbol	Min	Typical	Max	Unit
1	D	Bus frequency (t <sub>cyc</sub> = 1/f <sub>Bus</sub> )	f <sub>Bus</sub>	0	_	10	MHz
2	D	Real time interrupt internal oscillator period	t <sub>RTI</sub>	700	1000	1300	μS
3	D	External RESET pulse width <sup>1</sup>	t <sub>extrst</sub>	150	_	_	ns
4	D	KBI pulse width <sup>2</sup>	t <sub>KBIPW</sub>	1.5 t <sub>cyc</sub>	_	_	ns
5	D	KBI pulse width in stop <sup>1</sup>	t <sub>KBIPWS</sub>	100	_	_	ns
6	D	Port rise and fall time (load = 50 pF) <sup>3</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>	_ _	11 35		ns

<sup>&</sup>lt;sup>1</sup> This is the shortest pulse guaranteed to pass through the pin input filter circuitry. Shorter pulses may or may not be recognized.

 $<sup>^3</sup>$  Timing is shown with respect to 20%  $\rm V_{DD}$  and 80%  $\rm V_{DD}$  levels. Temperature range –40  $^{\circ}C$  to 85  $^{\circ}C$ .




Figure 29. Reset Timing




Figure 30. KBI Pulse Width

<sup>&</sup>lt;sup>2</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

27

#### **TPM/MTIM Module Timing** 3.9.2

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Num	С	Rating	Symbol	Min	Max	Unit
1	D	External clock frequency	f <sub>TPMext</sub>	DC	f <sub>Bus</sub> /4	MHz
2	D	External clock period	t <sub>TPMext</sub>	4	_	t <sub>cyc</sub>
3	D	External clock high time	t <sub>clkh</sub>	1.5	_	t <sub>cyc</sub>
4	D	External clock low time	t <sub>clkl</sub>	1.5	_	t <sub>cyc</sub>
5	D	Input capture pulse width	t <sub>ICPW</sub>	1.5	_	t <sub>cyc</sub>

**Table 11. TPM Input Timing** 




Figure 31. Timer External Clock




Figure 32. Timer Input Capture Pulse

#### 3.10 **Analog Comparator (ACMP) Electrical**

**Table 12. Analog Comparator Electrical Specifications** 

Num	С	Characteristic	Symbol	Min	Typical	Max	Unit
1	D	Supply voltage	$V_{DD}$	1.80	_	5.5	V
2	Р	Supply current (active)	I <sub>DDAC</sub>	_	20	35	μΑ
3	D	Analog input voltage <sup>1</sup>	$V_{AIN}$	$V_{SS} - 0.3$	_	$V_{DD}$	V
4	С	Analog input offset voltage <sup>1</sup>	$V_{AIO}$	_	20	40	mV
5	С	Analog Comparator hysteresis <sup>1</sup>	$V_{H}$	3.0	9.0	15.0	mV
6	С	Analog source impedance <sup>1</sup>	R <sub>AS</sub>	_	_	10	kΩ
7	Р	Analog input leakage current	I <sub>ALKG</sub>	_	_	1.0	μΑ
8	С	Analog Comparator initialization delay	t <sub>AINIT</sub>	_	_	1.0	μS

MC9RS08KB12 Series MCU Data Sheet, Rev. 3

**Table 12. Analog Comparator Electrical Specifications (continued)** 

	Num	С	Characteristic	Symbol	Min	Typical	Max	Unit
1	9	Р	Analog Comparator bandgap reference voltage	$V_{BG}$	1.1	1.208	1.3	V

These data are characterized but not production tested.

## 3.11 Internal Clock Source Characteristics

**Table 13. Internal Clock Source Specifications** 

Num	С	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	С	Average internal reference frequency — untrimmed	f <sub>int_ut</sub>	25	31.25	41.66	kHz
2	Р	Average internal reference frequency — trimmed	f <sub>int_t</sub>	31.25	32.768	39.0625	kHz
3	С	DCO output frequency range — untrimmed	f <sub>dco_ut</sub>	12.8	16	21.33	MHz
4	Р	DCO output frequency range — trimmed	f <sub>dco_t</sub>	16	16.77	20	MHz
5	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature	$\Delta f_{dco\_res\_t}$	_	_	0.2	%fdco
6	С	Total deviation of trimmed DCO output frequency over voltage and temperature	∆f <sub>dco_t</sub>	_	_	2	%fdco
7	С	FLL acquisition time <sup>2,3</sup>	t <sub>acquire</sub>	_	_	1	ms
8	С	Stop recovery time (FLL wakeup to previous acquired frequency) IREFSTEN = 0 IREFSTEN = 1	t_wakeup	_	100 86	-	μ\$

<sup>&</sup>lt;sup>1</sup> Data in typical column was characterized at 3.0 V and 5.0 V, 25 °C or is typical recommended value.

## 3.12 ADC Characteristics

**Table 14. 10-Bit ADC Operating Conditions** 

Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply voltage	Absolute	$V_{DDAD}$	2.7	_	5.5	V	
Input voltage		V <sub>ADIN</sub>	V <sub>REFL</sub>	_	V <sub>REFH</sub>	V	
Input capacitance		C <sub>ADIN</sub>	_	4.5	5.5	pF	
Input resistance		R <sub>ADIN</sub>	_	3	5	kΩ	
Analog source resistance	10-bit mode f <sub>ADCK</sub> > 4MHz f <sub>ADCK</sub> < 4MHz	R <sub>AS</sub>		_ _	5 10	kΩ	External to MCU
	8-bit mode (all valid f <sub>ADCK</sub> )		_	_	10		

<sup>&</sup>lt;sup>2</sup> This parameter is characterized and not tested on each device.

<sup>&</sup>lt;sup>3</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBILP) to FLL enabled (FEI, FBI).

Table 14. 10-Bit ADC Operating Conditions (continued)

Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
ADC	High speed (ADLPC=0)	f <sub>ADCK</sub>	0.4	_	8.0	MHz	
conversion clock Freq.	Low power (ADLPC=1)		0.4	_	4.0		

Typical values assume  $V_{DDAD}$  = 5.0 V, Temp = 25 °C,  $f_{ADCK}$  = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.




Figure 33. ADC Input Impedance Equivalency Diagram

Table 15. 10-Bit ADC Characteristics ( $V_{REFH} = V_{DDAD}$ ,  $V_{REFL} = V_{SSAD}$ )

С	Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Т	Supply Current ADLPC = 1 ADLSMP = 1 ADCO = 1		I <sub>DDAD</sub>	_	133	_	μА	
Т	Supply Current ADLPC = 1 ADLSMP = 0 ADCO = 1		I <sub>DDAD</sub>	_	218	_	μА	
Т	Supply Current ADLPC = 0 ADLSMP = 1 ADCO = 1		I <sub>DDAD</sub>	_	327	_	μΑ	

Table 15. 10-Bit ADC Characteristics ( $V_{REFH} = V_{DDAD}$ ,  $V_{REFL} = V_{SSAD}$ )

С	Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
С	Supply Current ADLPC = 0 ADLSMP = 0 ADCO = 1		I <sub>DDAD</sub>	_	0.582	1	mA	
С	ADC	High Speed (ADLPC = 0)	f <sub>ADACK</sub>	2	3.3	5	MHz	t <sub>ADACK</sub> =
	Asynchronous Clock Source	Low Power (ADLPC = 1)		1.25	2	3.3		1/f <sub>ADACK</sub>
D	Conversion	Short Sample (ADLSMP = 0)	t <sub>ADC</sub>	_	20	_	ADCK	See reference
	Time (Including sample time)	Long Sample (ADLSMP = 1)		_	40	_	cycles	manual for conversion
_	Sample Time	Short Sample (ADLSMP = 0)	t <sub>ADS</sub>	_	3.5	_	ADCK	time variances
D		Long Sample (ADLSMP = 1)		_	23.5	_	cycles	
С	Total	10-bit mode	E <sub>TUE</sub>	_	±1.5	±3.5	LSB <sup>2</sup>	Includes
	Unadjusted Error	8-bit mode		_	±0.7	±1.5		quantization
Т	Differential	10-bit mode	DNL	_	±0.5	±1.0	LSB <sup>2</sup>	
	Non-Linearity	8-bit mode		_	±0.3	±0.5		
		Mon	otonicity and	d No-Missi	ng-Codes (	guaranteed	d	
С	Integral	10-bit mode	INL	_	±0.5	±1.0	LSB <sup>2</sup>	
	Non-Linearity	8-bit mode		_	±0.3	±0.5		
Р	Zero-Scale	10-bit mode	E <sub>ZS</sub>	_	±1.5	±2.5	LSB <sup>2</sup>	V <sub>ADIN</sub> = V <sub>SSA</sub>
	Error	8-bit mode		_	±0.5	±0.7		
Р	Full-Scale Error	10-bit mode	E <sub>FS</sub>	_	±1	±1.5	LSB <sup>2</sup>	$V_{ADIN} = V_{DDA}$
		8-bit mode		_	±0.5	±0.5		
D	Quantization	10-bit mode	EQ	_	_	±0.5	LSB <sup>2</sup>	
	Error	8-bit mode		_	_	±0.5		
D	Input Leakage	10-bit mode	E <sub>IL</sub>	_	±0.2	±2.5	LSB <sup>2</sup>	Pad leakage <sup>2</sup> *
	Error	8-bit mode			±0.1	±1		R <sub>AS</sub>

<sup>&</sup>lt;sup>1</sup> Typical values assume V<sub>DDAD</sub> = 5.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

## 3.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory. For detailed information about program/erase operations, see the reference manual.

<sup>&</sup>lt;sup>2</sup> Based on input pad leakage current. Refer to pad electricals.

No.	С	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	D	Supply voltage for program/erase	V <sub>DD</sub>	2.7	_	5.5	V
2	D	Program/Erase voltage	V <sub>PP</sub>	11.8	12	12.2	V
3	С	VPP current Program Mass erase	I <sub>VPP_prog</sub> I <sub>VPP_erase</sub>	=		200 100	μ <b>Α</b> μ <b>Α</b>
4	D	Supply voltage for read operation 0 < fBus < 10 MHz	V <sub>Read</sub>	1.8	_	5.5	V
5	Р	Byte program time	t <sub>prog</sub>	20	_	40	μS
6	Р	Mass erase time	t <sub>me</sub>	500	_	_	ms
7	С	Cumulative program HV time <sup>2</sup>	t <sub>hv</sub>	_	_	8	ms
8	С	Total cumulative HV time (total of tme & thy applied to device)	t <sub>hv_total</sub>	_	_	2	hours
9	D	HVEN to program setup time	t <sub>pgs</sub>	10	_	_	μS
10	D	PGM/MASS to HVEN setup time	t <sub>nvs</sub>	5	_	_	μS
11	D	HVEN hold time for PGM	t <sub>nvh</sub>	5	_	_	μS
12	D	HVEN hold time for MASS	t <sub>nvh1</sub>	100	_	_	μS
13	D	V <sub>PP</sub> to PGM/MASS setup time	t <sub>vps</sub>	20	_	_	ns
14	D	HVEN to V <sub>PP</sub> hold time	t <sub>vph</sub>	20	_	_	ns
15	D	V <sub>PP</sub> rise time <sup>3</sup>	t <sub>vrs</sub>	200	_	_	ns
16	D	Recovery time	t <sub>rcv</sub>	1	_	_	μS
17	D	Program/erase endurance TL to TH = -40 °C to 85 °C	_	1000	_	_	cycles
18	С	Data retention	t <sub>D_ret</sub>	15	_	_	years

<sup>&</sup>lt;sup>1</sup> Typicals are measured at 25 °C.

Fast V<sub>PP</sub> rise time may potentially trigger the ESD protection structure, which may result in over current flowing into the pad and cause permanent damage to the pad. External filtering for the V<sub>PP</sub> power source is recommended. An example V<sub>PP</sub> filter is shown in Figure 34.





Figure 34. Example V<sub>PP</sub> Filtering

 $<sup>^{2}</sup>$   $t_{hv}$  is the cumulative high voltage programming time to the same row before next erase. Same address can not be programmed more than twice before next erase.



- Next Data applies if programming multiple bytes in a single row, refer to MC9RS08KB12 Series Reference Manual.
- $^{2}$   $V_{DD}$  must be at a valid operating voltage before voltage is applied or removed from the  $V_{PP}$  pin.

MASS  $t_{nvs}$   $t_{nvh1}$   $t_{rs}$   $t_{vph}$ 

Figure 35. Flash Program Timing

Figure 36. Flash Mass Erase Timing

 $<sup>^{1}\,</sup>V_{DD}$  must be at a valid operating voltage before voltage is applied or removed from the  $V_{PP}$  pin.

### 3.14 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

### 3.14.1 Radiated Emissions


Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East).

# 4 Ordering Information

This section contains ordering numbers for MC9RS08KB12 series devices. See below for an example of the device numbering system.

Device Number	Memory		Package			
Device Number	Flash	RAM	Туре	Designator	Document No.	
MC9RS08KB12	12 KB	254 bytes 254 bytes	20 SOIC WB	WJ	98ASB42343B	
MC9RS08KB8	98KB8 8 KB 254 bytes		16 SOIC NB	SG	98ASB42566B	
MC9RS08KB4		16 TSSOP	TG	98ASH70247A		
MC9RS08KB2	2 KB	126 bytes	8 SOIC NB	SC	98ASB42564B	
WIC3N3U0KD2			8 DFN	DC	98ARL100557D	


**Table 17. Device Numbering System** 



# 5 Mechanical Drawings

This following pages contain mechanical specifications for MC9RS08KB12 series package options.

- 20-pin SOIC (small outline integrated circuit)
- 16-pin SOIC NB (narrow body small outline integrated circuit)
- 16-pin TSSOP (thin shrink small outline package)
- 8-pin SOIC NB (narrow body small outline integrated circuit)
- 8-pin DFN (plastic dual in-line pin)




© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:  20LD SOIC W/B, 1.27 PITCH  CASE-OUTLINE		DOCUMENT NO: 98ASB42343B		REV: J
		CASE NUMBER: 751D-07		23 MAR 2005
CASE OOTET	STANDARD: JEDEC MS-013AC			

### NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A AND B TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE INTER—LEAD FLASH OR PROTRUSIONS. INTER—LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.62 mm.


© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:  20LD SOIC W/B, 1.27 PITCH,  CASE OUTLINE		DOCUMENT NO: 98ASB42343B		REV: J
		CASE NUMBER: 751D-07		23 MAR 2005
CASE OUTETN	STANDARD: JEDEC MS-013AC			




© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:	07 DITOU	1	): 98ASB42566B	REV: M
16LD SOIC N/B, 1.27 PITCH CASE-OUTLINE		CASE NUMBER	R: 751B-05	06 FEB 2006
		STANDARD: JE	IDEC MS-012AC	


- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- DATUMS A & B TO BE DETERMINED AT DATUM H.
- THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE.
- THIS DIMENSION DOES NOT INCLUDE INTER—LEAD FLASH OR PROTRUSIONS. INTER—LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.62 mm.


© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:		DOCUMENT NO	): 98ASB42566B	REV: M
16LD SOIC N/B, 1.2° CASE OUTLINE	•	CASE NUMBER	R: 751B-05	06 FEB 2006
CASE OUTLINE	_	STANDARD: JE	EDEC MS-012AC	



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NO	TO SCALE
TITLE:		DOCUMENT NO	]: 98ASH70247A	REV: B
TO LD ISSUP, PITCH U.65MM		CASE NUMBER	2: 948F-01	19 MAY 2005
		STANDARD: JE	DEC	







© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NO	IT TO SCALE
TITLE:		DOCUMENT NO	1: 98ASH70247A	REV: B
16 LD 1880P, PHCH 0.65MM		CASE NUMBER	R: 948F-01	19 MAY 2005
		STANDARD: JE	DEC	

- 1. CONTROLLING DIMENSION: MILLIMETER
- 2. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M-1982.



DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE



DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE




DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.



DIMENSIONS ARE TO BE DETERMINED AT DATUM PLANE -W-

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NO	IT TO SCALE
TITLE:		DOCUMENT NO	]: 98ASH70247A	REV: B
16 LD 1550P, PHCH 0.65MM		CASE NUMBER	948F-01	19 MAY 2005
		STANDARD: JE	IDEC	



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:		DOCUMENT NO	): 98ASB42564B	REV: V
8LD SOIC NARROW	/ BODY	CASE NUMBER	R: 751–07	20 NOV 2007
		STANDARD: JE	DEC MS-012AA	

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.




3. DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.





DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:		DOCUMENT NO	): 98ASB42564B	REV: V
8LD SOIC NARROW	BODY	CASE NUMBER	2: 751–07	20 NOV 2007
		STANDARD: JE	IDEC MS-012AA	





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: THERMALLY ENHANCED DUAL FLAT NO LEAD PACKAGE (DFN) 8 TERMINAL, 0.8 PITCH (4 X 4 X 1)		DOCUMENT NO	): 98ARL10557D	REV: B
		CASE NUMBER	R: 1452–02	28 DEC 2005
		STANDARD: NO	DN-JEDEC	





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	DMECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: THERMALLY ENHANCED	DUAL	DOCUMENT NO	): 98ARL10557D	REV: B
FLAT NO LEAD PACKAGE (DFN)		CASE NUMBER	R: 1452–02	28 DEC 2005
8 TERMINAL, 0.8 PITCH (4	X 4 X I)	STANDARD: NO	DN-JEDEC	





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NO	T TO SCALE
TITLE: THERMALLY ENHANCED	DUAL	DOCUMENT NO	): 98ARL10557D	REV: B
FLAT NO LEAD PACKAGE (DFN) 8 TERMINAL, 0.8 PITCH (4 X 4 X 1)		CASE NUMBER	R: 1452–02	28 DEC 2005
		STANDARD: NO	DN-JEDEC	

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. THE COMPLETE JEDEC DESIGNATOR FOR THIS PACKAGE IS: HP-VFDFP-N.

4.

COPLANARITY APPLIES TO LEADS AND DIE ATTACH PAD.

5. MIN. METAL GAP SHOULD BE 0.2MM.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:THERMALLY ENHANCED	DUAL	DOCUMENT NO	): 98ARL10557D	REV: B
FLAT NO LEAD PACKAGE (DFN)		CASE NUMBER	R: 1452–02	28 DEC 2005
8 TERMINAL, O. 8 PITCH(4	X 4 X 1)	STANDARD: NO	N-JEDEC	

#### How to Reach Us:

#### **Home Page:**

www.freescale.com

#### Web Support:

http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license customer's technical experts. Freescale Semiconductor dues not convey any mornous under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale  $^{\text{TM}}$  and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008-2009. All rights reserved.

Document Number: MC9RS08KB12

Rev. 3 8/2009

