


FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

| MODE | /CS | /OE | /WE | RESET | DQ |
|------------------|-----------------------|-----|-----|-----------------------|------------------------------------|
| STANDBY | V _{CC} ±0.3V | X | X | V _{CC} ±0.3V | HIGH-Z |
| RESET | X | X | X | L | HIGH-Z |
| SECTOR PROTECT | L | H | L | V _{ID} | D _{IN} , D _{OUT} |
| SECTOR UNPROTECT | L | H | L | V _{ID} | D _{IN} , D _{OUT} |
| READ | L | L | H | H | D _{OUT} |
| WRITE | L | H | L | H | D _{OUT} |

Note : X means don't care, WE0* Low byte (D0~7) Write enable, WE1* High byte(D8~15) Write enable.

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING |
|---|--------------------------------|
| Voltage on Any Pin Relative to V _{SS} | -0.5V to V _{CC} +0.5V |
| Voltage on V _{CC} Supply Relative to V _{SS} | -0.5V to +4.0V |
| Output Short Circuit Current | 1,600mA |
| Storage Temperature | -65°C to +150°C |
| Operating Temperature | -0°C to +70°C |

Stresses greater than those listed under " Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

| PARAMETER | RANGE |
|--|---------------|
| V _{CC} for regulated Supply Voltage | +3.0V to 3.6V |
| V _{CC} for full voltage | +2.7V to 3.6V |

DC AND OPERATING CHARACTERISTICS

| PARAMETER | TEST CONDITIONS | SYMBOL | MIN | MAX | UNITS |
|--------------------------------------|---|------------------|---------------------|------|-------|
| Input Load Current | V _{IN} = V _{SS} to V _{CC} , V _{CC} = V _{CC} max | I _{L1} | | ±8.0 | μA |
| Output Leakage Current | V _{OUT} = V _{SS} to V _{CC} , V _{CC} = V _{CC} max | I _{L0} | | ±8.0 | μA |
| Output High Voltage | I _{OH} = -2.0mA, V _{CC} = V _{CC} min | V _{OH} | 0.85V _{CC} | | V |
| Output Low Voltage | I _{OL} = 4.0mA, V _{CC} = V _{CC} min | V _{OL} | | 0.45 | V |
| V _{CC} Active Read Current | /CE = V _{IL} , /OE=V _{IH} , f=5MHz | I _{CC1} | | 128 | mA |
| V _{CC} Active Write Current | /CE = V _{IL} , /OE=V _{IH} | I _{CC2} | | 240 | mA |
| V _{CC} Standby Current | /CE, RESET=V _{CC} ±0.3V | I _{CC3} | | 40 | μA |
| V _{CC} Reset Current | /RESET=V _{SS} ±0.3V, | I _{CC4} | | 40 | μA |
| Low V _{CC} Lock-Out Voltage | | V _{LKO} | 2.3 | 2.5 | V |

ERASE AND PROGRAMMING PERFORMANCE

| PARAMETER | LIMITS | | | UNIT | COMMENTS |
|-----------------------|--------|------|------|------|---|
| | MIN. | TYP. | MAX. | | |
| Sector Erase Time | - | 0.7 | 15 | Sec | Excludes 00H programming prior to erasure |
| Byte Programming Time | - | 9 | 300 | μS | Excludes system-level overhead |
| Chip Programming Time | - | 18 | 54 | sec | Excludes system-level overhead |

TSOP PIN CAPACITANCE

| PARAMETER SYMBOL | PARAMETER DESCRIPTION | | TEST SETUP | TYP. | MAX | UNIT |
|------------------|-------------------------|---------|----------------------|------|-----|------|
| C _{IN} | Input Capacitance | Address | V _{IN} = 0 | 48 | 60 | pF |
| | | Data | | 24 | 30 | |
| C _{OUT} | Output Capacitance | | V _{OUT} = 0 | 8.5 | 12 | pF |
| C _{IN2} | Control Pin Capacitance | /CE | V _{IN} = 0 | 7.5 | 9 | pF |
| | | /WE | | 30 | 36 | |
| | | /OE | | 60 | 72 | |

Notes: Test conditions T_A = 25° C, f=1.0 MHz.

AC CHARACTERISTICS

Read Only Operations Characteristics

| PARAMETER SYMBOLS | | DESCRIPTION | TEST SETUP | | -80 (NOTE1) | -90 (NOTE1) | UNIT |
|-------------------|-----------|---|----------------------------------|-----|-------------|-------------|------|
| JEDEC | STANDARD | | | | | | |
| t_{AVAV} | t_{RC} | Read Cycle Time | | Min | 80 | 90 | ns |
| t_{AVQV} | t_{ACC} | Address to Output Delay | $/CE = V_{IL}$ $/OE = V_{IL}$ | Max | 80 | 90 | ns |
| t_{ELQV} | t_{CE} | Chip Enable to Output Delay | $/OE = V_{IL}$ | Max | 80 | 90 | ns |
| t_{GLQV} | t_{OE} | Chip Enable to Output Delay | | Max | 80 | 90 | ns |
| t_{EHQZ} | t_{DF} | Chip Enable to Output High-Z | | Max | 25 | 30 | ns |
| t_{GHQZ} | t_{DF} | Output Enable to Output High-Z | | Max | 25 | 30 | ns |
| t_{AXQX} | t_{QH} | Output Hold Time From Addresses, $/CE$ or $/OE$, Whichever Occurs First | | Min | 0 | 0 | ns |

TEST CONDITIONS

Notes : Test Conditions : Output Load : 1TTL gate and 100 pF


Input rise and fall times : 5 ns

Input pulse levels: 0V to 3.0V

Timing measurement reference level

Input : 1.5 V

Output : 1.5V



Note : $C_L = 100\text{pF}$ including jig capacitance


□ Erase/Program Operations

| PARAMETER SYMBOLS | | DESCRIPTION | | -80 | -90 | UNIT |
|--------------------|--------------------|------------------------------------|-----|-----|-----|------|
| JEDEC | STANDARD | | | | | |
| t _{AVAV} | t _{WC} | Write Cycle Time | Min | 80 | 90 | ns |
| t _{AVWL} | t _{AS} | Address Setup Time | Min | 0 | 0 | ns |
| t _{WLAX} | t _{AH} | Address Hold Time | Min | 45 | 45 | ns |
| t _{DVWH} | t _{DS} | Data Setup Time | Min | 35 | 45 | ns |
| t _{WHDX} | t _{DH} | Data Hold Time | Min | 0 | 0 | ns |
| | t _{OES} | Output Enable Setup Time | Min | 0 | 0 | ns |
| t _{GHWL} | t _{GHWL} | Read Recover Time Before Write | Min | 0 | 0 | ns |
| t _{ELWL} | t _{CS} | /CE Setup Time | Min | 0 | 0 | ns |
| t _{WHEH} | t _{CH} | /CE Hold Time | Min | 0 | 0 | ns |
| t _{WLWH} | t _{WP} | Write Pulse Width | Min | 35 | 35 | ns |
| t _{WHWL} | t _{WPH} | Write Pulse Width High | Min | 30 | 30 | ns |
| t _{WHWH1} | t _{WHWH1} | Byte Programming Operation | Typ | 9 | 9 | μs |
| t _{WHWH2} | t _{WHWH2} | Sector Erase Operation | Typ | 0.7 | 0.7 | sec |
| | | | Max | 50 | 50 | sec |
| | t _{VCS} | Vcc Setup Time | Min | 50 | 50 | μs |
| | t _{RB} | Recovery time from RY/BY | Min | 0 | 0 | μs |
| | t _{BUSY} | Program/Erase Valid to RY/BY Delay | Min | 90 | 90 | μs |


□ Alternate /CE Controlled Erase/Program Operations

| PARAMETER SYMBOLS | | DESCRIPTION | | -80 | -90 | UNIT |
|--------------------|--------------------|---|-----|-----|-----|------|
| JEDEC | STANDARD | | | | | |
| t _{AVAV} | t _{WC} | Write Cycle Time | Min | 80 | 90 | ns |
| t _{AVEL} | t _{AS} | Address Setup Time | Min | 0 | 0 | ns |
| t _{ELAX} | t _{AH} | Address Hold Time | Min | 45 | 45 | ns |
| t _{DVEH} | t _{DS} | Data Setup Time | Min | 35 | 45 | ns |
| t _{EHDX} | t _{DH} | Data Hold Time | Min | 0 | 0 | ns |
| | t _{OES} | Output Enable Setup Time | Min | 0 | 0 | ns |
| t _{GHEL} | t _{GHEL} | Read Recover Time Before Write /OE High to /WE Low | Min | 0 | 0 | ns |
| t _{WLEL} | t _{WS} | /WE Setup Time | Min | 0 | 0 | ns |
| t _{EHWH} | t _{WH} | /WE Hold Time | Min | 0 | 0 | ns |
| t _{ELEH} | t _{CP} | /CE Pulse Width | Min | 35 | 35 | ns |
| t _{EHEL} | t _{CPH} | /CE Pulse Width High | Min | 30 | 30 | ns |
| t _{WHWH1} | t _{WHWH1} | Byte Programming Operation | Typ | 9 | 9 | μs |
| t _{WHWH2} | t _{WHWH2} | Sector Erase Operation | Typ | 0.7 | 0.7 | sec |

⌌ READ OPERATIONS TIMING




⌌ RESET TIMING




Reset Timings NOT during Embedded Algorithms


Reset Timings during Embedded Algorithms




U PROGRAM OPERATIONS TIMING




U CHIP/SECTOR ERASE OPERATION TIMINGS




U DATA# POLLING TIMES(DURING EMBEDDED ALGORITHMS)




U TOGGLE# BIT TIMINGS (DURING EMBEDDED ALGORITHMS)



U SECTOR PROTECT UNPROTECT TIMEING DIAGRAM





U ALTERNATE CE# CONTROLLED WRITE OPERATING TIMINGS



PACKAGE DIMENSIONS

UNIT: inch(mm)

(TOP Dimension)



ORDERING INFORMATION

| Part Number | Density | Org. | Package | Component Number | Vcc | SPEED |
|------------------------|---------|------|-------------|------------------|------|-------|
| HMF4M16J4V-70 | 8MByte | x 16 | 68Pin -JLCC | 4EA | 3.3V | 70ns |
| HMF4M16J4V -80 | 8MByte | x 16 | 68Pin -JLCC | 4EA | 3.3V | 80ns |
| HMF4M16J4V -90 | 8MByte | x 16 | 68Pin -JLCC | 4EA | 3.3V | 90ns |
| HMF4M16J4V -120 | 8MByte | x 16 | 68Pin -JLCC | 4EA | 3.3V | 120ns |