

SPT7855

10-BIT, 25 MSPS, 135 mW A/D CONVERTER

TECHNICAL DATA

MAY 25, 2001

FEATURES

- Monolithic 25 MSPS converter
- 135 mW power dissipation
- On-chip track-and-hold
- Single +5 V power supply
- TTL/CMOS outputs
- 5 pF input capacitance
- Low cost
- Tri-state output buffers
- High ESD protection: 3,500 V minimum
- Selectable +3 V or +5 V logic I/O

APPLICATIONS

- All high-speed applications where low power dissipation is required
- Video imaging
- Medical imaging
- IR imaging
- Digital communications

GENERAL DESCRIPTION

The SPT7855 is a 10-bit monolithic, low-cost, ultralow-power analog-to-digital converter capable of minimum word rates of 25 MSPS. The on-chip track-and-hold function assures very good dynamic performance without the need for external components. The input drive requirements are minimized due to the SPT7855's low input capacitance of only 5 pF.


Power dissipation is extremely low at only 135 mW typical at 25 MSPS with a power supply of +5.0 V. The digital outputs are +3 V or +5 V, and are user selectable. The

SPT7855 is pin-compatible with an entire family of 10-bit, CMOS converters (SPT7835/40/50/55/60/61), which simplifies upgrades. The SPT7855 has incorporated proprietary circuit design* and CMOS processing technologies to achieve its advanced performance. Inputs and outputs are TTL/CMOS-compatible to interface with TTL/CMOS logic systems. Output data format is straight binary.

The SPT7855 is available in 28-lead SOIC and 32-lead small (7 mm square) TQFP packages over the commercial and industrial temperature ranges.

*Patent pending

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur) 1 25 °C

Supply Voltages +6 V DV _{DD} +6 V	Output Digital Outputs10 mA
Input Voltages Analog Input	Temperature Operating Temperature40 to 85 °C Junction Temperature 175 °C Lead Temperature, (soldering 10 seconds) 300 °C Storage Temperature65 to +150 °C Note: 1. Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.

ELECTRICAL SPECIFICATIONS

 $T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ AV}_{DD} = DV_{DD} = +5.0 \text{ V}, V_{IN} = 0 \text{ to 4 V}, \\ f_{CLK} = 25 \text{ MSPS}, V_{RHS} = 4.0 \text{ V}, V_{RLS} = 0.0 \text{ V}, \text{ unless otherwise specified.}$

PARAMETERS	TEST CONDITIONS	TEST LEVEL	MIN	SPT7855 TYP	MAX	UNITS
Resolution			10			Bits
DC Accuracy Integral Linearity Error (ILE) Differential Linearity Error (DLE) No Missing Codes		VI VI VI	G	±1.0 ±0.5 uaranteed		LSB LSB
Analog Input Input Voltage Range Input Resistance Input Capacitance Input Bandwidth Offset Gain Error	(Small Signal)	VI IV V V	V _{RLS} 50	5.0 100 ±2.0 ±2.0	V _{RHS}	V kΩ pF MHz LSB LSB
Reference Input Resistance Bandwidth Voltage Range VRLS VRHS VRHS VRHS - VRLS $\Delta(V_{RHF} - V_{RHS})$ $\Delta(V_{RLS} - V_{RLF})$		VI V IV IV V	300 100 0 3.0 1.0	500 150 - - 4.0 90 75	2.0 AV _{DD} 5.0	Ω MHz V V V mV mV
Reference Settling Time VRHS VRLS		V		15 20		Clock Cycles Clock Cycles
Conversion Characteristics Maximum Conversion Rate Minimum Conversion Rate Pipeline Delay (Latency) Aperture Delay Time Aperture Jitter Time		VI IV IV V	25 2	8	12 15	MHz MHz Clock Cycles ns ps (p-p)
Dynamic Performance Effective Number of Bits (ENOB) $f_{\text{IN}} = 3.58 \text{ MHz}$ $f_{\text{IN}} = 10.3 \text{ MHz}$ Signal-to-Noise Ratio (SNR) (without Harmonics)		VI VI		8.5 8.3		Bits Bits
$f_{\text{IN}} = 3.58 \text{ MHz}$ $f_{\text{IN}} = 10.3 \text{ MHz}$		VI VI	54.0 53.0	57 56		dB dB

ELECTRICAL SPECIFICATIONS

 $T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ AV}_{DD} = DV_{DD} = +5.0 \text{ V}, V_{IN} = 0 \text{ to 4 V}, f_{CLK} = 25 \text{ MSPS}, V_{RHS} = 4.0 \text{ V}, V_{RLS} = 0.0 \text{ V}, \text{ unless otherwise specified}.$

PARAMETERS	TEST CONDITIONS	TEST LEVEL	MIN	SPT7855 TYP	MAX	UNITS
Dynamic Performance Total Harmonic Distortion (THD) $f_{\text{IN}} = 3.58 \text{ MHz}$ $f_{\text{IN}} = 10.3 \text{ MHz}$ Signal-to-Noise and Distortion (SINAD)	9 Distortion bins from 1024 pt FFT	VI VI	55.5 51.5	59 54		dB dB
$f_{IN} = 3.58 \text{ MHz}$ $f_{IN} = 10.3 \text{ MHz}$		VI VI	53.0 50.5	55 52		dB dB
Spurious Free Dynamic Range Differential Phase Differential Gain	$f_{IN} = 1 \; MHz$	V V V		63 ±0.3 ±0.3		dB Degree %
Inputs Logic 1 Voltage Logic 0 Voltage Maximum Input Current Low Maximum Input Current High Input Capacitance		VI VI VI VI	2.0 -10 -10	+5	0.8 +10 +10	V V µA µA pF
Digital Outputs Logic 1 Voltage Logic 0 Voltage t _{RISE} t _{FALL} Output Enable to Data Output Delay	I _{OH} = 0.5 mA I _{OL} = 1.6 mA 15 pF load 15 pF load 20 pF load, T _A = +25 °C 50 pF load over temp.	VI VI V V	3.5	10 10 10 22	0.4	V V ns ns ns ns
Power Supply Requirements Voltages OV _{DD} DV _{DD} AV _{DD} Currents AI _{DD} DI _{DD} Power Dissipation		IV IV IV VI VI	3.0 4.75 4.75	5.0 5.0 16 11 135	5.0 5.25 5.25 20 15 175	V V V mA mA

TEST LEVEL CODES

All electrical characteristics are subject to the following conditions:

All parameters having min/max specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank section in the data column indicates that the specification is not tested at the specified condition.

LEVEL TEST PROCEDURE

IV

I 100% production tested at the specified temperature.

II 100% production tested at $T_A = +25$ °C, and sample tested at the specified temperatures.

III QA sample tested only at the specified temperatures.

Parameter is guaranteed (but not tested) by design and characterization data.

V Parameter is a typical value for information purposes only.

VI 100% production tested at $T_A = +25$ °C. Parameter is guaranteed over specified temperature range.

SPECIFICATION DEFINITIONS

APERTURE DELAY

Aperture delay represents the point in time, relative to the rising edge of the CLOCK input, that the analog input is sampled.

APERTURE JITTER

The variations in aperture delay for successive samples.

DIFFERENTIAL GAIN (DG)

A signal consisting of a sine wave superimposed on various DC levels is applied to the input. Differential gain is the maximum variation in the sampled sine wave amplitudes at these DC levels.

DIFFERENTIAL PHASE (DP)

A signal consisting of a sine wave superimposed on various DC levels is applied to the input. Differential phase is the maximum variation in the sampled sine wave phases at these DC levels.

EFFECTIVE NUMBER OF BITS (ENOB)

SINAD = 6.02N + 1.76, where N is equal to the effective number of bits.

$$N = \frac{SINAD - 1.76}{6.02}$$

INPUT BANDWIDTH

Small signal (50 mV) bandwidth (3 dB) of analog input stage.

DIFFERENTIAL LINEARITY ERROR (DLE)

Error in the width of each code from its theoretical value. (Theoretical = $V_{FS}/2N$)

INTEGRAL LINEARITY ERROR (ILE)

Linearity error refers to the deviation of each individual code (normalized) from a straight line drawn from -FS through +FS. The deviation is measured from the edge of each particular code to the true straight line.

OUTPUT DELAY

Time between the clock's triggering edge and output data valid.

OVERVOLTAGE RECOVERY TIME

The time required for the ADC to recover to full accuracy after an analog input signal 125% of full scale is reduced to 50% of the full-scale value.

SIGNAL-TO-NOISE RATIO (SNR)

The ratio of the fundamental sinusoid power to the total noise power. Harmonics are excluded.

SIGNAL-TO-NOISE AND DISTORTION (SINAD)

The ratio of the fundamental sinusoid power to the total noise and distortion power.

TOTAL HARMONIC DISTORTION (THD)

The ratio of the total power of the first 9 harmonics to the power of the measured sinusoidal signal.

SPURIOUS FREE DYNAMIC RANGE (SFDR)

The ratio of the fundamental sinusoidal amplitude to the single largest harmonic or spurious signal.

Figure 1A – Timing Diagram 1




Figure 1B – Timing Diagram 2





Table I – Timing Parameters

DESCRIPTION	PARAMETERS	MIN	TYP	MAX	UNITS
Conversion Time	t _C	t _{CLK}			ns
Clock Period	t _{CLK}	40			ns
Clock High Duty Cycle	t _{CH}	40	50	60	%
Clock Low Duty Cycle	t _{CL}	40	50	60	%
Clock to Output Delay (15 pF Load)	t _{OD}		17		ns
Clock to DAV	t _S		10		ns

Figure 2 - Typical Interface Circuit



NOTES: 1) L1 is to be located as closely to the device as possible.

2) All capacitors are 0.1 µF surface-mount unless otherwise specified.

6

3) L1 is a 10 µH inductor or a ferrite bead.

TYPICAL INTERFACE CIRCUIT

Very few external components are required to achieve the stated device performance. Figure 2 shows the typical interface requirements when using the SPT7855 in normal circuit operation. The following sections provide descriptions of the major functions and outline critical performance criteria to consider for achieving the optimal device performance.

POWER SUPPLIES AND GROUNDING

CADEKA suggests that both the digital and the analog supply voltages on the SPT7855 be derived from a single analog supply as shown in figure 2. A separate digital supply should be used for all interface circuitry. CADEKA suggests using this power supply configuration to prevent a possible latch-up condition on powerup.

OPERATING DESCRIPTION

The general architecture for the CMOS ADC is shown in the block diagram. The design contains 16 identical successive approximation ADC sections, all operating in parallel, a 16-phase clock generator, an 11-bit 16:1 digital output multiplexer, correction logic, and a voltage reference generator that provides common reference levels for each ADC section.

The high sample rate is achieved by using multiple SAR ADC sections in parallel, each of which samples the input signal in sequence. Each ADC uses 16 clock cycles to complete a conversion. The clock cycles are allocated as shown in table II.

Table II - Clock Cycles

Clock	Operation
1	Reference zero sampling
2	Auto-zero comparison
3	Auto-calibrate comparison
4	Input sample
5-15	11-bit SAR conversion
16	Data transfer

The 16-phase clock, which is derived from the input clock, synchronizes these events. The timing signals for adjacent ADC sections are shifted by one clock cycle so that the analog input is sampled on every cycle of the input clock by exactly one ADC section. After 16 clock periods, the timing cycle repeats. The latency from analog input sample to the corresponding digital output is 12 clock cycles.

- Since only 16 comparators are used, a huge power savings is realized.
- The auto-zero operation is done using a closed loop system that uses multiple samples of the comparator's response to a reference zero.
- The auto-calibrate operation, which calibrates the gain
 of the MSB reference and the LSB reference, is also
 done with a closed loop system. Multiple samples of the
 gain error are integrated to produce a calibration voltage for each ADC section.
- Capacitive displacement currents, which can induce sampling error, are minimized since only one comparator samples the input during a clock cycle.
- The total input capacitance is very low since sections of the converter that are not sampling the signal are isolated from the input by transmission gates.


VOLTAGE REFERENCE

The SPT7855 requires the use of a single external voltage reference for driving the high side of the reference ladder. It must be within the range of 3 V to 5 V. The lower side of the ladder is typically tied to AGND (0.0 V), but can be run up to 2.0 V with a second reference. The analog input voltage range will track the total voltage difference measured between the ladder sense lines, V_{RHS} and V_{RLS} .

Force and sense taps are provided to ensure accurate and stable setting of the upper and lower ladder sense line voltages across part-to-part and temperature variations. By using the configuration shown in figure 3, offset and gain errors of less than ± 2 LSB can be obtained.


In cases where wider variations in offset and gain can be tolerated, V_{REF} can be tied directly to $V_{RHF},$ and AGND can be tied directly to V_{RLF} as shown in figure 4. Decouple force and sense lines to AGND with a .01 μF capacitor

Figure 3 - Ladder Force/Sense Circuit



All capacitors are 0.01 µF

Figure 4 - Reference Ladder



(chip cap preferred) to minimize high-frequency noise injection. If this simplified configuration is used, the following considerations should be taken into account.

The reference ladder circuit shown in figure 4 is a simplified representation of the actual reference ladder with force and sense taps shown. Due to the actual internal structure of the ladder, the voltage drop from V_{RHF} to V_{RHS} is not equivalent to the voltage drop from V_{RLF} to V_{RLS} .

7

Typically, the top side voltage drop for V_{RHF} to V_{RHS} will equal:

$$V_{RHF} - V_{RHS} = 2.25 \%$$
 of $(V_{RHF} - V_{RLF})$ (typical),

and the bottom side voltage drop for V_{RLS} to V_{RLF} will equal:

$$V_{RLS} - V_{RLF} = 1.9 \%$$
 of $(V_{RHF} - V_{RLF})$ (typical).

Figure 4 shows an example of expected voltage drops for a specific case. V_{REF} of 4.0 V is applied to V_{RHF} , and V_{RLF} is tied to AGND. A 90 mV drop is seen at V_{RHS} (= 3.91 V), and a 75 mV increase is seen at V_{RLS} (= 0.075 V).


ANALOG INPUT

 V_{IN} is the analog input. The input voltage range is from V_{RLS} to V_{RHS} (typically 4.0 V) and will scale proportionally with respect to the voltage reference. (See voltage reference section.)

The drive requirements for the analog inputs are very minimal when compared to most other converters due to the SPT7855's extremely low input capacitance of only 5 pF and very high input resistance of 50 k Ω .

The analog input should be protected through a series resistor and diode clamping circuit as shown in figure 5.

Figure 5 - Recommended Input Protection Circuit



D1 = D2 = Hewlett-Packard HP5712 or equivalent

CALIBRATION

The SPT7855 uses an auto-calibration scheme to ensure 10-bit accuracy over time and temperature. Gain and offset errors are continually adjusted to 10-bit accuracy during device operation. This process is completely transparent to the user.


Upon powerup, the SPT7855 begins its calibration algorithm. In order to achieve the calibration accuracy required, the offset and gain adjustment step size is a fraction of a 10-bit LSB. Since the calibration algorithm is an oversampling process, a minimum of 10,000 clock cycles are required. This results in a minimum calibration time upon powerup of 400 µsec (for a 25 MHz clock). Once calibrated, the SPT7855 remains calibrated over time and temperature.

Since the calibration cycles are initiated on the rising edge of the clock, the clock must be continuously applied for the SPT7855 to remain in calibration.

INPUT PROTECTION

All I/O pads are protected with an on-chip protection circuit shown in figure 6. This circuit provides ESD robustness to 3.5 kV and prevents latch-up under severe discharge conditions without degrading analog transition times.

Figure 6 - On-Chip Protection Circuit



POWER SUPPLY SEQUENCING CONSIDERATIONS

All logic inputs should be held low until power to the device has settled to the specific tolerances. Avoid power decoupling networks with large time constants that could delay V_{DD} power to the device.

CLOCK INPUT

The SPT7855 is driven from a single-ended TTL-input clock. Because the pipelined architecture operates on the rising edge of the clock input, the device can operate over a wide range of input clock duty cycles without degrading the dynamic performance.

8 5/25/01

DIGITAL OUTPUTS

The digital outputs (D0–D10) are driven by a separate supply (OV_{DD}) ranging from +3 V to +5 V. This feature makes it possible to drive the SPT7855's TTL/CMOScompatible outputs with the user's logic system supply. The format of the output data (D0–D9) is straight binary. (See table III.) The outputs are latched on the rising edge of CLK. These outputs can be switched into a tri-state mode by bringing $\overline{\text{EN}}$ high.

Table III - Output Data Information

ANALOG INPUT	OVERRANGE D10	OUTPUT CODE D9-D0		
+F.S. + 1/2 LSB	1	11	1111	1111
+F.S1/2 LSB	0	11	1111	1 1 1Ø
+1/2 F.S.	0	ØØ	ØØØØ	ØØØØ
+1/2 LSB	0	0 0	0000	000Ø
0.0 V	0	0 0	0000	0000

(Ø indicates the flickering bit between logic 0 and 1.)

OVERRANGE OUTPUT


The OVERRANGE OUTPUT (D10) is an indication that the analog input signal has exceeded the positive full-scale input voltage by 1 LSB. When this condition occurs, D10 will switch to logic 1. All other data outputs (D0 to D9) will remain at logic 1 as long as D10 remains at logic 1. This feature makes it possible to include the SPT7855 in higher resolution systems.

EVALUATION BOARD


The EB7855 evaluation board is available to aid designers in demonstrating the full performance of the SPT7855. This board includes a reference circuit, clock driver circuit, output data latches, and an on-board reconstruction of the digital data. An application note describing the operation of this board, as well as information on the testing of the SPT7855, is also available. Contact the factory for price and availability.

PACKAGE OUTLINES


28-Lead SOIC



	INCHES		MILLI	METERS
SYMBOL	MIN	MAX	MIN	MAX
Α	0.699	0.709	17.75	18.01
В	0.005	0.011	0.13	0.28
С	0.050 typ		1.27	' typ
D	0.01	8 typ	0.46 typ	
E	0.0077	0.0083	0.20	0.21
F	0.090	0.096	2.29	2.44
G	0.031	0.039	0.79	0.99
Н	0.396	0.416	10.06	10.57
	0.286	0.292	7.26	7.42




32-Lead TQFP



	INCHES		MILLI	METERS
SYMBOL	MIN	MAX	MIN	MAX
Α	0.346	0.362	8.80	9.20
В	0.272	0.280	6.90	7.10
С	0.346	0.362	8.80	9.20
D	0.272	0.280	6.90	7.10
E	0.03	1 typ	0.80 BSC	
F	0.012	0.016	0.30	0.40
G	0.053	0.057	1.35	1.45
Н	0.002	0.006	0.05	0.15
I	0.037	0.041	0.95	1.05
J		0.007		0.17
K	0°	7°	0°	7°
1	0.020	0.030	0.50	0.75

PIN ASSIGNMENTS



PIN FUNCTIONS

Name	Function
AGND	Analog Ground
V_{RHF}	Reference High Force
V_{RHS}	Reference High Sense
V _{RLS}	Reference Low Sense
V_{RLF}	Reference Low Force
V_{CAL}	Calibration Reference
V_{IN}	Analog Input
AV_{DD}	Analog V _{DD}
DV_DD	Digital V _{DD}
DGND	Digital Ground
CLK	Input Clock f_{CLK} = FS (TTL)
ĒN	Output Enable
D0-9	Tri-State Data Output, (D0=LSB)
D10	Tri-State Output Overrange
DAV	Data Valid Output
OV_{DD}	Digital Output Supply
OGND	Digital Output Ground
N/C	No Connect

ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKAGE TYPE
SPT7855SCS	0 to +70 °C	28L SOIC
SPT7855SCT	0 to +70 °C	32L TQFP
SPT7855SIS	−40 to +85 °C	28L SOIC
SPT7855SIT	−40 to +85 °C	32L TQFP

For additional information regarding our products, please visit CADEKA at: cadeka.com

CADEKA Headquarters Loveland, Colorado

T: 970.663.5452

T: 877.663.5452 (toll free)

CADEKA, the CADEKA logo design, COMLINEAR and the COMLINEAR logo design are trademarks or registered trademarks of CADEKA Microcircuits LLC. All other brand and product names may be trademarks of their respective companies.

CADEKA reserves the right to make changes to any products and services herein at any time without notice. CADEKA does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by CADEKA; nor does the purchase, lease, or use of a product or service from CADEKA convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of CADEKA or of third parties.

Copyright ©2007-2008 by CADEKA Microcircuits LLC. All rights reserved.

