TLE8261E

Universal System Basis Chip HERMES Rev. 1.0

Automotive Power





Table of Contents

Table of Contents

1	HERMES Overview	. 4
2	Block Diagram	. 6
3 3.1 3.2	Pin Configuration Pin Assignments Pin Definitions and Functions	. 7
4 4.1 4.2	State Machine	10
5 5.1 5.2 5.3 5.4	General Product Characteristics Absolute Maximum Ratings Functional Range Thermal Characteristics Current Consumption	16 17 18
6 6.1 6.2 6.3 6.4 6.5	Internal Voltage Regulator Block Description Internal Voltage Regulator Modes Internal Voltage Regulator Modes with SBC Mode Application information Electrical Characteristics	21 21 21 22
7 7.1 7.2 7.3 7.4 7.5	External Voltage Regulator Block Description External Voltage Regulator Mode External Voltage Regulator State by SBC Mode Application Information Electrical Characteristics	24 24 24 25
8 8.1 8.2 8.3 8.4 8.5 8.6	High Speed CAN Transceiver Block Description High-speed CAN Description CAN Cell Mode with SBC Mode Failure Detection SPLIT Circuit Electrical Characteristics	29 32 33 34
9 9.1 9.2 9.3	WK Pin Block Description Wake-Up Timing Electrical Characteristics	40 40
10 10.1 10.2 10.3	Supervision Functions Reset Function Watchdog Electrical Characteristics	43 44
11 11.1 11.2 11.3 11.4	Interrupt Function Interrupt Description Interrupt Timing Interrupt Modes with SBC Modes Interrupt Application Information	49 53 53

TLE8261E



Table of Contents

11.5	Electrical Characteristics	54
12.1 12.2 12.3 12.4 12.5 12.6		55 55 56 56 56
13 13.1 13.2	Configuration Select Configuration select Config Hardware Descriptions	59
14.1 14.2 14.3 14.4 14.5 14.6 14.7	Serial Peripheral Interface SPI Description Corrupted data in the SPI data input SPI Input Data SPI Output Data SPI Data Encoding SPI Output Data Electrical Characteristics	60 60 61 62 62 70
15 15.1 15.2 15.3	Application Information ZthJA Curve Hints for SBC Factory Flash Mode ESD Tests	77 78
16	Package Outline	80
17	Revision History	81



Universal System Basis Chip HERMES Rev. 1.0

TLE8261E





1 HERMES Overview

Scalable System Basis Chip Family

- · Six products for complete scalable application coverage
- · Complete compatibility (hardware and software) across the family
- TLE8264-2E (3LIN), TLE8263-2E (2LIN) 3 Limp Home outputs
- TLE8264E (3LIN), TLE8263E (2LIN) 1 Limp Home output
- TLE8262E (1LIN), TLE8261E (no LIN) 1 Limp Home output

Basic Features

- Very low quiescent current in Stop and Sleep Modes
- Reset input, output
- · Power on and scalable undervoltage reset generator
- Standard 16-bit SPI interface
- Overtemperature and short circuit protection
- Short circuit proof to GND and battery
- One universal wake-up input
- · Wide input voltage and temperature range
- · Cyclic wake in Stop Mode
- Green Product (RoHS compliant)
- · AEC Qualified


Description

The devices of the SBC family are monolithic integrated circuits in an enhanced power package with identical software functionality and hardware features except for the number of LIN cells. The devices are designed for CAN-LIN automotive applications e.g. body controller, gateway applications.

To support these applications, the System Basis Chip (SBC) provides the main functions, such as HS-CAN transceiver for data transmission, low dropout voltage regulators (LDO) for an external 5 V supply, and a 16-bit Serial Peripheral Interface (SPI) to control and monitor the device. Also implemented are a Time-out or a Window Watchdog circuit with a reset feature, Limp Home circuitry output, and an undervoltage reset feature.

The devices offer low power modes in order to support application that are connected permanent to the battery. A wake-up from the low power mode is possible via a message on the buses or via the bi-level sensitive monitoring/wake-up input as well as from the SPI command. Each wake-up source can be inhibited.

The device is designed to withstand the severe conditions of automotive applications.



PG-DSO-36-38

Туре	Package	Marking
TLE8261E	PG-DSO-36-38	TLE8261E

Data Sheet 4 Rev. 1.0, 2009-03-31



HERMES Overview

HS CAN Transceiver

- Compliant to ISO 11898-2 and 11898-5 as well as SAE J2284
- CAN data transmission rate up to 1 MBaud
- Supplied by dedicated input V_{ccHSCAN}
- Low power mode management
- Bus wake-up capability via CAN message
- Excellent EMC performance (very high immunity and very low emission)
- Bus pins are short circuit proof to ground and battery voltage
- 8 kV ESD gun test on CANH / CANL / SPLIT
- · Bus failure detection

Voltage Regulators

- · Low-dropout voltage regulator
- $V_{\rm cc1uC}$, 200 mA, 5 V \pm 2% for external devices, such as microcontroller and RF receiver
- V_{cc2} , 200 mA, 5 V ±2% for external devices or the internal HS CAN cell
- V_{cc3}, current limitation by shunt resistor (up to 400 mA with 220 mΩ shunt resistor), 5 V ±4% with external PNP transistor; for example: to supply additional external CAN transceivers
- V_{cc1uC} , undervoltage Time-out

Supervision

- Reset output with integrated pull-up resistor
- Time-out or Window Watchdog, SPI configured
- Watchdog Timer from 16 ms to 1024 ms
- · Check sum bit for Watchdog configuration
- Reset due to Watchdog failure can be inhibited with Test pin (SBC SW Development Mode)

Interrupt Management

- Complete enabling / disabling of interrupt sources
- Timing filter mechanism to avoid multiple / infinite Interrupt signals

Limp Home

- · Open drain Limp Home outputs
- Dedicated internal logic supply
- Maximum safety architecture for Safety Operation Mode
- Configurable Fail-Safe behavior



Block Diagram

2 Block Diagram

The simplified block diagram illustrates only the basic elements of the SBC devices. Please refer to the information for each device in the product family for more specific hardware configurations.




Figure 1 Simplified Block Diagram



Pin Configuration

3 Pin Configuration

3.1 Pin Assignments




Figure 2 Pin Configuration



Pin Configuration

3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	RO	Reset Input/Output; open drain output, integrated pull-up resistor; active low.
2	CSN	SPI Chip Select Not Input; CSN is an active low input; serial communication is enabled by pulling the CSN terminal low; CSN input should be set to low only when CLK is low; CSN has an internal pull-up resistor and requires CMOS logic level inputs.
3	CLK	SPI Clock Input; clock input for shift register; CLK has an internal pull-down resistor and requires CMOS logic level inputs.
4	SDI	SPI Data Input ; receives serial data from the control device; serial data transmitted to SDI is a 16-bit control word with the Least Significant Bit (LSB) transferred first: the input has a pull-down resistor and requires CMOS logic level inputs; SDI will accept data on the falling edge of the CLK signal.
5	SDO	SPI Data Output ; this tri-state output transfers diagnostic data to the control device; the output will remain tri-stated unless the device is selected by a low on Chip Select Not (CSN).
6	GND	Ground
7	n.c.	Not connected
8	V_{s}	Power Supply Input ; block to GND directly at the IC with ceramic capacitor. Ensure to have no current flow from PIN8 to PIN9. PIN8 and PIN9 can be directly connected.
9	V_{s}	Power Supply Input ; block to GND directly at the IC with ceramic capacitor. Ensure to have no current flow from PIN8 to PIN9. PIN8 and PIN9 can be directly connected.
10	n.c.	Not connected
11	$V_{ m cc3~shunt}$	PNP Shunt; External PNP emitter voltage.
12	$V_{ m cc3\ base}$	PNP Base; External PNP base voltage.
13	GND	Ground
14	V_{cc3REF}	External PNP Output Voltage
15	INT	Interrupt Output, configuration Input; used as wake-up flag from SBC Stop Mode and indicating failures. Active low. Integrated pull up. During start-up used to set the SBC configuration. External Pull-up sets config 1/3, no external Pull-up sets config 2/4.
16	$V_{ m cc1~\mu c}$	Voltage Regulator Output; 5 V supply; to stabilize block to GND with an external capacitor.
17	V_{cc2}	Voltage Regulator Output; 5 V supply; to stabilize block to GND with an external capacitor.
18	$V_{ m ccHSCAN}$	Supply Input; for the internal HS CAN cell.
19	CANH	CAN High Line; High in dominant state.
20	SPLIT	Termination Output; to support recessive voltage level of the bus lines.
21	CANL	CAN Low Line; Low in dominant state.
22	GND	Ground
23	TxD _{CAN}	CAN Transmit Data Input; integrated pull-up resistor.
24	RxD _{CAN}	CAN Receive Data Output
25	n.c.	Not connected
26	n.c.	Not connected



Pin Configuration

Pin	Symbol	Function
27	n.c.	Not connected
28	n.c.	Not connected
29	n.c.	Not connected
30	n.c.	Not connected
31	GND	Ground
32	n.c.	Not connected
33	n.c	not connected
34	WK	Monitoring / Wake-Up Input; bi-level sensitive input used to monitor signals coming from, for example, an external switch panel; also used as wake-up input;
35	Limp Home	Fail-Safe Function Output; Open drain. Active LOW.
36	Test	SBC SW Development Mode entry; Connect to GND for activation; Integrated pull-up resistor. Connect to $V_{\rm S}$ or leave open for normal operation.
EDP	-	Exposed Die Pad; For cooling purposes only, do not use it as an electrical ground. 1)

¹⁾ The exposed die pad at the bottom of the package allows better dissipation of heat from the SBC via the PCB. The exposed die pad is not connected to any active part of the IC and can be left floating or it can be connected to GND for the best EMC performance.



4 State Machine

4.1 Block Description




Figure 3 Power Mode Management



4.2 State Machine Description

The System Basis Chip (SBC) offers ten operating modes: Power On Reset, Init, Normal, Restart, Software Flash, Sleep, Stop, Fail-Safe, Software Development, and Factory Flash Mode. The modes are controlled with one test pin and via three mode select bits MS2..0, within the SPI. Additionally, the SBC allows five configurations, accessed via two external pins and one SPI bit.

4.2.1 Configuration Description

Table 1 provides descriptions and conditions for entry to the different configurations of the SBC.

Table 1 SBC Configuration

Configuration	Description	Test pin	INT Pin	WD to LH bit
config 0	Software Development Mode	0V	n.a	n.a
config 1	After missing the WD trigger for the first time, the state of $V_{\rm cc1\mu C}$ remain unchanged, LH pin is active, SBC in Restart Mode	Open / V _S	External pull-up	0
config 2	After missing the WD trigger for the first time, $V_{\rm cc1\mu C}$ turns OFF, LH pin is active, SBC in Fail-Safe Mode		No ext. pull-up	0
config 3	After missing the WD trigger for the second time, the state of $V_{\rm cc1\mu C}$ remain unchanged, LH pin is active, SBC in Restart Mode		External pull-up	1
config 4	After missing the WD trigger for the second time, $V_{\rm cc1\mu C}$ turns OFF, LH pin is active, SBC in Fail-Safe Mode		No ext. pull-up	1

In SBC SW Development Mode, Config 1 to 4 are accessible.

4.2.2 SBC Power ON Reset (POR)

At $V_{\rm S}$ > $V_{\rm UVON}$, the SBC starts to operate, by reading the test pin and then by turning ON $V_{\rm cc1\mu C}$. When $V_{\rm cc1\mu C}$ reaches the reset threshold $V_{\rm RT1}$, the reset output remains activated for $t_{\rm RD1}$ and the SBC enters then the Init Mode. In the event that $V_{\rm S}$ decreases below $V_{\rm UVOFF}$, the device is completely disabled. For more details on the disable behavior of the SBC blocks, please refer to the chapter specific to each block.

4.2.3 SBC Init Mode

At entering the SBC Init Mode, the SBC starts to read the Test pin. The SBC starts-up in SBC Init Mode, and, after powering-up, waits for the microcontroller to finish its startup and initialization sequences. $V_{\rm cc2/3}$ are OFF and the Watchdog is configurable but not active. CAN is inactive and Limp Home output is inactive. From this transition mode, the SBC can be switched via SPI command to the desired operating mode, SBC Normal or Software Flash Mode. If the SBC does not receive any SPI command, or receive wrong SPI command (i.e. not send the device to SBC Normal or SBC SW Flash Mode) within a 256 ms time frame after the reset relaxation, it will enter into SBC Restart Mode and activate the Limp Home output.

Note: In Init Mode it is recommended to send one SPI command that sets the device to Normal Mode, triggers the watchdog the first time and sets the required watchdog settings.

Data Sheet 11 Rev. 1.0, 2009-03-31



4.2.4 SBC Normal Mode

SBC Normal Mode is used to transmit and receive CAN messages. In this mode, $V_{\rm cc1\mu C}$ is always "ON" $V_{\rm cc2}$ and $V_{\rm cc3}$ can be turned-on or off by SPI command. In Normal Mode the watchdog needs to be triggered. It can be configured via SPI, window watchdog and time-out watchdog is possible (default value is time-out 256 ms). All the wake-up sources can be inhibited in this mode. The Limp Home output can be enabled or disabled via SPI command. Via SPI command, the SBC can enter Sleep, Stop or Software Flash Mode. A reset is triggered by the SBC when entering the Software Flash Mode. It is recommended to send at first SPI command the watchdog setting. Please refer to Chapter 12.4.

4.2.5 SBC Sleep Mode

During SBC Sleep Mode, the lowest power consumption is achieved by having the main and external voltage regulators switched-off. As the microcontroller is not supplied, the integrated Watchdog is disabled in Sleep Mode. The last Watchdog configuration is not stored. The CAN module is in Wake-capable or OFF modes and the Limp Home output is unchanged, as before entering the Sleep Mode. If a wake-up appears in this mode, the SBC goes into Restart Mode automatically. In Sleep Mode, not all wake-up sources should be inhibited, this is required to not program the device in a mode where it can not wake up. If all wake sources are inhibited when sending the SBC to Sleep Mode, the SBC does not go to Sleep Mode, the microcontroller is informed via the INT output, and the SPI bit "Fail SPI" is set. The first SPI output data when going to SBC Normal Mode will always indicate the wake up source, as well as the SBC Sleep Mode to indicate where the device comes from and why it left the state. Note: Do not change the transceiver settings in the same SPI command that sends the SBC to Sleep Mode.

4.2.6 SBC Stop Mode

The Stop Mode is used as low power mode where the μ C is supplied. In this mode the voltage regulator $V_{cc1\mu C}$ remains active. The other voltage regulator ($V_{cc2/3}$) can be switched on or off.

The watchdog can be used or switched off. If the watchdog is used the settings made in Normal Mode are also valid in Stop Mode and can not be changed.

The CAN is not active. It can be selected to be off or used as wake-up source. If all wake up sources are disabled, (CAN, WK, cyclic wake) the watchdog can not be disabled, the SBC stays in Normal Mode and the watchdog continues with the old settings.

If a wake-up event occurs the INT pin is set to low. The μ C can react on the interrupt and set the device into Normal Mode via SPI. There is no automatic transition to SBC Normal Mode.

There are 4 Options for SBC Stop Mode

- WD on (the watchdog needs to be served as in Normal Mode
- WD off (special sequence required see Chapter 10.2.4)
- Cyclic Wake up with acknowledge (interrupt is sent after set time and needs to be acknowledged by SPI read)
- Cyclic Wake-up, Watchdog off (interrupt is sent after set time)

Cyclic Wake-Up Feature

SBC Stop Mode supports the cyclic wake-up feature. By default, the function is OFF. It is possible to activate the cyclic wake-up via "Cyclic WK on/off" SPI bit. This feature is useful to monitor battery voltage, for example, during parking of the vehicle or for tracking RF data coming via the RF receiver. The Cyclic Wake-up feature sends an interrupt via the pin INT to the μ C after the set time. The cyclic wake-up feature shares the same clock as the Watchdog. The time base set in the SPI for the Watchdog will be used for the cyclic wake-up. The timer has to be set before activating the function. With the cyclic wake-up feature the watchdog is not working as known from the other modes. In the case that both functions (Watchdog and cyclic wake-up) are selected, the cyclic wake-up is activated and each interrupt has to be acknowledged by reading the SPI Wake register before the next Cyclic Wake-Up comes. Otherwise, the SBC goes to SBC Restart Mode.



4.2.7 SBC Software Flash Mode

SBC Software Flash Mode is similar to SBC Normal Mode regarding voltage regulators. In this mode, the Limp Home output can be set to active LOW via SPI and the communication on CAN is activated to receive flash data. The Watchdog configuration is fixed to the settings used before entering the SBC SW Flash Mode. When the device comes from SBC Normal Mode, a reset is generated at the transition.

From the SBC Software Flash Mode, the SBC goes into SBC Restart Mode, the config setting has no influence on the behavior. A mode change to SBC Restart Mode can be caused by a SPI command, a time-out or Window Watchdog failure or an undervoltage reset. When leaving the SBC Software Flash Mode a reset is generated.

4.2.8 SBC Restart Mode

They are multiple reasons to enter the SBC Restart Mode and multiple SBC behaviors described in **Table 2**. In any case, the purpose of the SBC Restart Mode is to reset the microcontroller.

- From SBC SW Flash Mode, it is used to start the new downloaded code.
- From SBC Normal, SBC Stop Mode and SBC SW Flash Mode it is reached in case of undervoltage on $V_{cc1\mu C}$, or due to incorrect Watchdog triggering.
- From SBC Sleep Mode it is used to ramp up $V_{
 m cc1uC}$ after wake
- From SBC Init Mode, it is used to avoid the system to remain undefined.
- From SBC Fail-safe Mode it is used to ramp up $V_{\rm cc1\mu C}$ after wake or cool down of Vcc1 μ C.

From SBC Restart Mode, the SBC goes automatically to SBC Normal Mode. The delay time t_{RDx} is programmable by the "Reset delay" SPI bit. The Reset output (RO) is released at the transition. SBC Restart Mode is left automatically by the SBC without any microcontroller influence. The first SPI output data will provide information about the reason for entering Restart Mode. The reason for entering Restart Mode is stored and kept until the microcontroller reads the corresponding "LH0..2" or "RM0..1" SPI bits. In case of a wake up from Sleep Mode the wake source is seen at the interrupt bits (Configuration select 000), an interrupt is not generated.

Entering or leaving the SBC Restart Mode will not result in deactivation of the Limp Home output (if activated).

The first SPI output data when going to SBC Normal Mode will always indicate the reason for the SBC Restart event.

Data Sheet 13 Rev. 1.0, 2009-03-31



Table 2 SBC Restart Mode Entry Reasons and Actions

SBC Mode and Configuration Mode Config		Actions				
Config		LH output	$V_{ m cc1\mu C}$	RO	SPI Out Bits	
n.a	Init Mode time-out	ON	remains ON	LOW	LH 02	
n.a.	Reset low from outside	Unchanged	remains ON	LOW	RM 01	
config 1/3	Reset clamped	ON	remains ON	LOW	LH 02	
n.a	undervoltage reset	unchanged	ramping up	LOW	RM 01	
config 1		ON			LH 02	
config 3	WD trigger failure	OFF after 1st ON after 2nd	remains ON	LOW	RM 01 after 1st LH 02 after 2nd	
config 4		OFF after 1st			RM 01 after 1st ²	
n.a.	Reset low from outside	Unchanged	remains ON	LOW	RM 01	
config 1/3	Reset clamped	ON	remains ON	LOW	LH 02	
n.a	undervoltage reset	unchanged	remains ON	LOW	RM 01	
n.a	SPI cmd	unchanged	remains ON	LOW	RM 01	
n.a	WD trigger failure	unchanged	remains ON	LOW	RM 01	
n.a.	Reset low from outside	Unchanged	remains ON	LOW	RM 01	
config 1/3	Reset clamped	ON	remains ON	LOW	LH 02	
n.a	Wake-up event	unchanged	ramping up	LOW	WK bits register	
n.a	undervoltage reset	unchanged	ramping up	LOW	RM 01	
config 1		ON		LOW	LH 02	
config 3	WD trigger failure	OFF after 1st ON after 2nd	remains ON		RM 01 after 1st LH 02 after 2nd	
config 4		OFF after 1st			RM 01 after 1st ²	
n.a.	Reset low from outside	Unchanged	remains ON	LOW	RM 01	
config 1/3	Reset clamped	ON	remains ON	LOW	LH 02	
n.a.	Wake-up event	ON	ramping up	LOW	LH 02	
n.a	undervoltage reset	unchanged	ramping up	LOW	RM 01	
n.a.	Reset low from outside	Unchanged	remains ON	LOW	RM 01	
config 1/3	Reset clamped	ON	remains ON	LOW	LH 02	
	n.a n.a. config 1/3 n.a config 1 config 3 config 4 n.a. config 1/3 n.a n.a n.a config 1/3 n.a config 1/3 n.a config 1/3 n.a config 1/3 n.a n.a. config 1 config 3 config 4 n.a. config 1 config 3 config 4 n.a. config 1/3 n.a. n.a.	n.a Init Mode time-out Reset low from outside config 1/3 Reset clamped n.a undervoltage reset config 3 WD trigger failure config 4 n.a. Reset low from outside config 1/3 Reset clamped n.a undervoltage reset n.a SPI cmd n.a WD trigger failure Reset low from outside config 1/3 Reset clamped n.a WD trigger failure Reset low from outside config 1/3 Reset clamped n.a Wake-up event n.a undervoltage reset config 1 config 3 WD trigger failure Reset low from outside config 1 config 3 Reset clamped n.a Reset low from outside config 4 n.a. Reset low from outside config 1/3 Reset clamped n.a. Reset low from outside config 1/3 Reset clamped n.a. Reset low from outside config 1/3 Reset clamped n.a. Reset low from outside n.a. Reset low from outside n.a. Reset low from outside	n.a Init Mode time-out n.a. Reset low from outside config 1/3 Reset clamped ON n.a undervoltage reset unchanged config 1 config 3 WD trigger failure Config 4 OFF after 1st ON after 2nd Config 1/3 Reset clamped Config 1/3 Reset clamped ON n.a undervoltage reset unchanged Config 1/3 Reset clamped ON n.a undervoltage reset unchanged n.a SPI cmd unchanged n.a WD trigger failure unchanged n.a WD trigger failure n.a. Reset low from outside Config 1/3 Reset clamped ON ON ON OFF after 1st ON ON OFF after 1st ON ON ON ON OFF after 1st ON after 2nd OFF afte	n.a Init Mode time-out ON remains ON Reset low from outside ON remains ON n.a undervoltage reset unchanged remains ON OFF after 1st ON after 2nd OFF after 1st ON after 2nd OTF after 1st ON after 2nd ON DEF after 1st ON after 2nd OTF after	n.a. Init Mode time-out on remains on low outside config 1/3 Reset clamped on remains on low outside config 1 config 3 WD trigger failure config 4 n.a. Reset low from outside config 1/3 Reset clamped config 4 n.a. Reset low from outside config 1/3 Reset clamped config 4 n.a. Reset low from outside config 1/3 Reset clamped n.a. Undervoltage reset unchanged remains on low low n.a undervoltage reset unchanged remains on low n.a wD trigger failure n.a. WD trigger failure unchanged remains on low low n.a wD trigger failure unchanged remains on low low n.a. Reset low from outside config 1/3 Reset clamped on remains on low low n.a wAke-up event unchanged ramping up low low n.a undervoltage reset unchanged ramping up low low low n.a undervoltage reset unchanged ramping up low	

¹⁾ Config 2 will never enter Restart Mode in case of WD failure but directly Fail-Safe Mode

²⁾ Goes to Fail-Safe Mode after the second consecutive failure



4.2.9 SBC Fail-Safe Mode

In SBC Fail-Safe Mode, all voltage regulators are OFF and the transceivers are in Wake-Capable Mode. The Limp Home output is active.

Conditions to enter the SBC Fail-Safe Mode are:

- Watchdog trigger failure in configuration 2 or 4
- $V_{\text{cc1}\mu\text{C}}$ undervoltage time-out in any configuration if V_{S} is above V_{LHUV} range.
- Temperature shutdown of $V_{\rm cc1uC}$ in any configuration.
- Reset clamped in Config. 2/4

In case of $V_{\rm cc1\mu C}$ overtemperature shutdown, the SBC will latch and wait to cool down below the thermal hysteresis, and will go back to SBC Restart Mode.

In case of a wake-up event, the SBC will go to SBC Restart Mode (not in case of $V_{\rm cc1\mu C}$ overtemperature shutdown), storing the wake-up event and resetting the Watchdog trigger failure counter. The first SPI output data when going to SBC Normal Mode will always indicate the reason for the SBC Fail-Safe Mode.

4.2.10 SBC Software Development Mode

If the Test pin is connected to GND (Config 0 active) during powering-up, the SBC enters SBC Software Development Mode. SBC Software Development Mode is a super set of the other modes so it is possible to use all the modes of the SBC with the following difference. In SBC Software Development Mode, no reset is generated and $V_{\rm CC1\mu C}$ is not switched off due to Watchdog trigger failure. If a Watchdog trigger failure occurs, it will be indicated by the INT output (reset bit). The SBC Fail-Safe Mode or SBC Restart Mode are not reached in case of wrong Watchdog trigger but the other reasons to enter these modes are still valid.

4.2.11 SBC Factory Flash Mode

In this mode, the SBC is completely powered OFF and the microcontroller is supplied externally. The mode is detected when $V_{\rm CC1\mu C}$ is powered from external and the voltage on $V_{\rm s}$ is not powered from external. The current flow out of $V_{\rm s}$ must be limited to the maximum rating. The external supply voltage should be below the absolute maximum rating stated in **Chapter 5.1**. The reset can be driven by an external circuit, or pulled high with a pull-up resistor.

Note: Please respect the absolute maximum ratings when the device is in SBC Factory Flash Mode.

Data Sheet 15 Rev. 1.0, 2009-03-31



5 General Product Characteristics

5.1 Absolute Maximum Ratings

Absolute Maximum Ratings 1)

 T_j = -40 °C to +150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Voltages 5.1.1 Supply Voltage V_S -0.3 40 V - 5.1.2 Supply Voltage Slew Rate $dV_{S/dt}$ -0.5 5 V/µs - 5.1.3 Regulator Output Voltage $V_{cc1µC/2/3}$ -0.3 5.5 V - 5.1.4 CAN Bus Voltage (CANH, CANL) V_{CANH-L} -27 40 V - 5.1.5 Differential Voltage CANH, CANL, SPLIT $V_{diffESD}$ -40 40 V CANH-CAN CANH-SPLIC CANH-SPLIC CANH-SPLIC CANH-SPLIC CANH-SPLIC CANH-SPLIC CANL-SPLIC CANH-SPLIC CANL-SPLIC CANH-SPLIC CANL-SPLIC CANL-S	itions
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	IT< 40 V
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
5.1.13Reverse current on pin Vs $I_{\rm VS}$ -500-mA $V_{\rm S} < V_{\rm CC}$ Temperatures5.1.14Junction Temperature $T_{\rm j}$ -40150°C-5.1.15Storage Temperature $T_{\rm stg}$ -55150°C-ESD Susceptibility5.1.16Electrostatic Discharge Voltage at CANH, CANL, SPLIT versus GND $V_{\rm ESD}$ -66kV $^{2)}$ HBM (100 L5 kΩ)5.1.17Electrostatic Discharge Voltage $V_{\rm ESD}$ -22kV $^{2)}$ HBM (100 L5 kΩ)	
Temperatures5.1.14Junction Temperature $T_{\rm j}$ -40150°C-5.1.15Storage Temperature $T_{\rm stg}$ -55150°C-ESD Susceptibility5.1.16Electrostatic Discharge Voltage at CANH, CANL, SPLIT versus GND $V_{\rm ESD}$ -66kV $^{2)}$ HBM (100 1.5 kΩ)5.1.17Electrostatic Discharge Voltage $V_{\rm ESD}$ -22kV $^{2)}$ HBM (100 1.5 kΩ)	
Temperatures5.1.14Junction Temperature $T_{\rm j}$ -40150°C-5.1.15Storage Temperature $T_{\rm stg}$ -55150°C-ESD Susceptibility5.1.16Electrostatic Discharge Voltage at CANH, CANL, SPLIT versus GND $V_{\rm ESD}$ -66kV2) HBM (100 1.5 kΩ)5.1.17Electrostatic Discharge Voltage $V_{\rm ESD}$ -22kV2) HBM (100 1.5 kΩ)	
5.1.15Storage Temperature $T_{\rm stg}$ -55150°C-ESD Susceptibility5.1.16Electrostatic Discharge Voltage at CANH, CANL, SPLIT versus GND $V_{\rm ESD}$ -66kV $^{2)}$ HBM (100 1.5 kΩ)5.1.17Electrostatic Discharge Voltage $V_{\rm ESD}$ -22kV $^{2)}$ HBM (100 1.5 kΩ)	-
5.1.15Storage Temperature $T_{\rm stg}$ -55150°C-ESD Susceptibility5.1.16Electrostatic Discharge Voltage at CANH, CANL, SPLIT versus GND $V_{\rm ESD}$ -66kV2) HBM (100 1.5 kΩ)5.1.17Electrostatic Discharge Voltage $V_{\rm ESD}$ -22kV2) HBM (100 1.5 kΩ)	-
ESD Susceptibility 5.1.16 Electrostatic Discharge Voltage at CANH, CANL, SPLIT versus GND $V_{\rm ESD}$ $V_{\rm ESD}$ $V_{\rm ESD}$ -6 6 kV $v_{\rm ESD}$ 1.5 kΩ) 5.1.17 Electrostatic Discharge Voltage $V_{\rm ESD}$ -2 2 kV $v_{\rm ESD}$	-
CANH, CANL, SPLIT versus GND 1.5 kΩ) $V_{\rm ESD}$ -2 2 kV $^{2)}$ HBM (100	
) pF via
$1.5 \text{ k}\Omega$)) pF via
5.1.18 Electrostatic Discharge CDM $V_{\rm ESD_CDM}$ -750 750 V ³⁾	
Corner Pins (Pin 1, 18, 19, 36)	
Electrostatic Discharge CDM $V_{\rm ESD_CDM}$ -500 500 V $^{3)}$	

- 1) Not subject to production test; specified by design
- 2) ESD susceptibility Human Body Model "HBM" according to JESD22-A114
- 3) ESD susceptibility Charged Device Model "CDM" according to ESDA STM5.3.1

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

5.2 Functional Range

Pos.	Parameter	Symbol	Limi	t Values	Unit	Test Conditions
			Min.	Max.		
5.2.1	Supply Voltage	V_{S}	V_{UVOFF}	28	V	After $V_{\rm S}$ rising above $V_{\rm UV\ ON}$;1)
5.2.2	Supply Voltage	V_{S}	V_{UVOFF}	40	V	$^{2)}$ t _{pulse} = 400 ms 40 V load dump; Ri = 2Ω
5.2.3	SPI Clock Frequency	$f_{\sf clkSPI}$	_	4	MHz	$^{3)}V_{\rm S}$ > 5.5 V
5.2.4	SPI Clock Frequency	$f_{\sf clkSPI}$	_	1	MHz	If $V_{\text{UV ON}} > V_{\text{S}} > V_{\text{UV OFF}}$;
5.2.5	Junction Temperature	$T_{\rm j}$	-40	150	°C	_
5.2.6	Undervoltage "OFF"	V_{UVOFF}	3	4	V	_1)
5.2.7	Undervoltage "ON	V_{UVON}	4.5	5.5	V	_1)
5.2.8	Supply Voltage for Limp Home Output Active	V_{S_LH}	5.5	40	V	Pull up to $V_{\rm S}$ R _{LHO} = 40k Ω

¹⁾ In the case $V_{\rm s}$ < $V_{\rm UVOFF}$, the SBC is switched OFF and will restart in INIT Mode at next V $_{\rm s}$ rising.

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

²⁾ During load dump, the others pins remains in their absolute maximum ratings

³⁾ Not subject to production test, specified by design



5.3 Thermal Characteristics

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Test Conditions
			Min.	Тур.	Max.		
5.3.1	Junction Ambient	R_{thJA_1L}	-	40		K/W	1) 3) 300 mm ² cooling area
	Junction Ambient	R_{thJA_4L}	_	25		K/W	^{2) 3)} 2s2p + 600 mm ² cooling area
5.3.2	Junction to Soldering Point	R_{thJSP}	_	5	-	K/W	3)
Therm	al Prewarning and Shutdown June	tion Temp	eratures	s;	·	·	
5.3.3	$V_{\mathrm{CC1}\mu\mathrm{C}}$, Thermal Pre-warning ON Temperature	T_{jPW}	120	145	170	°C	_3)
5.3.4	$V_{\mathrm{CC1}\mu\mathrm{C}}$, Thermal Prewarning Hysteresis	ΔT_{PW}	_	25	_	K	3)
5.3.5	$V_{\mathrm{CC1}\mu\mathrm{C},}V_{\mathrm{CC2}}$ Thermal Shutdown Temperature	$T_{ m jSDVcc}$	150	185	200	°C	3)
5.3.6	$V_{\mathrm{CC1}\mu\mathrm{C}},~V_{\mathrm{CC2}}$ Thermal Shutdown Hysteresis	$\Delta T_{ extsf{SDVcc}}$	_	35	_	K	3)
5.3.7	V _{CC1μC} , Ratio of SD to PW Temperature	$T_{\rm jSDVcc/} \ T_{\rm jPW}$	_	1.20	_	_	3)
5.3.8	CAN Transmitter Thermal Shutdown Temperature	T_{jSDCAN}	150	_	200	°C	3)
5.3.9	CAN Transmitter Thermal Shutdown Hysteresis	ΔT_{CAN}	-	10	_	K	3)

¹⁾ Specified Rthja value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 single layer. The product (chip + package) was simulated on a 76.4 x 114.3 x 1.5 mm board.

²⁾ According to Jedec JESD51-2,-5,-7 at natural convection on 2s2p board for 2W. Board: 76.2x114.3x1.5mm³ with 2 inner copper layers (35µm thick)., with thermal via array under the exposed pad contacted the first inner copper layer and 600mm2 cooling are on the top layer (70µm)

³⁾ Not subject to production test; specified by design;



5.4 Current Consumption

 $V_{\rm S}$ = 5.5 V to 28 V; all outputs open; Without $V_{\rm CC3}$; T_j = -40 °C to +150 °C; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Pos.	Parameter	Symbol	Limit Values			Unit	Test Condition
			Min.	Тур.	Max.		
Normal Mode;							
5.4.1	Current Consumption for Internal Logic	$I_{ m VS_logic}$	_	_	2	mA	SBC Normal Mode $I_{\rm CC1\mu C}$ = $I_{\rm CC2}$ = 0mA; CAN OFF mode;
5.4.2	Additional current Consumption for CAN Cell	I _{VS_CAN}	_	_	10	mA	CAN Normal Mode; Recessive state; $V_{\rm CC2}$ connected to $V_{\rm CCHSCAN}$ $V_{\rm TxD}$ = $V_{\rm cc1\mu C}$; without $R_{\rm L}$
			_	-	12	mA	CAN Normal Mode; dominant state; V_{CC2} connected to V_{CCHSCAN} V_{TxD} = low; without R _L ;
Stop M	ode						
5.4.3	Current Consumption	I _{vs}	-	58	75	μА	SBC Stop Mode; V_s = 13.5 V; $V_{CC1\mu C}$ "ON"; $V_{CC2/3}$ "OFF" CAN wake capable; T_j = 25°C
				65	85		$T_{\rm i} = 85^{\circ} {\rm C}^{1)}$
			-	70	90	μΑ	SBC Stop Mode; $V_s = 13.5 \text{ V};$ $V_{CC1\mu C/2}$ "ON"; V_{CC3} "OFF" CAN wake capable; $T_i = 25$ °C
			_	78	100		$T_{\rm i} = 85^{\circ} {\rm C}^{1)}$



5.4 Current Consumption (cont'd)

 $V_{\rm S}$ = 5.5 V to 28 V; all outputs open; Without $V_{\rm CC3}$; T_j = -40 °C to +150 °C; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Pos.	Parameter	Symbol	Limit Values			Unit	Test Condition
			Min.	Тур.	Max.		
Sleep I	Mode			<u> </u>		1	
5.4.4	Current consumption, all Wake Up Sources available.	I _{VS_sleep_}	-	28	40	μΑ	SBC Sleep Mode; $T_{\rm j}$ = 25°C $V_{\rm s}$ = 13.5 V; $V_{\rm CC1}_{\mu \rm C/2/3}$ "OFF" CAN wake capable;
				32	50		$T_j = 85^{\circ}C^{1)}$
5.4.5	Quiescent Current Reduction when Wake Capable CAN Cell Disabled	$I_{ m VS_sleep_}$	5	12	-	μА	¹⁾ SBC Sleep Mode; $T_{\rm j}$ = 25°C; $V_{\rm S}$ = 13.,5 V; $V_{\rm CC1\mu C/2/3}$ "OFF" CAN OFF

¹⁾ Not subject to production test; specified by design



6 Internal Voltage Regulator

6.1 Block Description




Figure 4 Functional Block Diagram

The internal voltage regulators are dual low-drop voltage regulators that can supply loads up to $I_{\text{CC1}\mu\text{C}/2_\text{max}}$. An input voltage up to V_{SMAX} is regulated to $V_{\text{cc1}\mu\text{C}/2_\text{nom}} = 5.0 \text{ V}$ with a precision of $\pm 2\%$. Due to its integrated reset circuitry, featuring two SPI configurable power-on timing (t_{RDx}) and three SPI configurable output voltages (V_{RTx}) monitoring, the device is well suited for microcontroller supply. The design enables stable operation even with ceramic output capacitors down to 470nF, with ESR < 1 Ω @ f = 10 kHz. The device is designed for automotive applications, therefore it is protected against overload, short circuit, and overtemperature conditions. **Figure 4** shows the functional block diagram. If the V_{S} voltage is lower than $V_{\text{UV_OFF}}$, the DMOS of the voltage regulator is switched to high impedance. The body diodes of the DMOS might go into conduction when $V_{\text{CC1}\mu\text{C}}$ or $V_{\text{CC2}} > V_{\text{S}}$ (no reverse protection).

6.2 Internal Voltage Regulator Modes

It is possible to turn $V_{\rm cc1\mu C}$ via SBC Modes and $V_{\rm cc2}$ activity ON or OFF via SPI command or by entering SBC modes. The limiting current for the both regulators is $I_{\rm CC1\mu C\ max}/I_{\rm CC2}$.

6.3 Internal Voltage Regulator Modes with SBC Mode

Depending on the SBC Mode in use, $V_{\rm cc1\mu C}$ and $V_{\rm cc2}$ can be either ON or OFF by definition, $V_{\rm cc2}$ can be also turned ON or OFF, via SPI. **Table 3** identifies the possible states of the voltage regulators, based on the various SBC modes.



Table 3 Internal Voltage Regulators States

SBC Mode	Vcc1µC		Vcc2	
INIT Mode	ON	OFF		
Normal Mode	ON	ON	OFF	
Sleep Mode	OFF	OFF		
Restart Mode	ON	unchanged		
Software Flash Mode	ON	ON	OFF	
Stop Mode	ON	ON	OFF	
Fail-Safe Mode	OFF	OFF		

6.4 Application information

6.4.1 Timing Diagram

Figure 5 shows the ramp up and down of the V_S , and the dependency of $V_{cc1\mu C}$. At the first ramp up from SBC Init Mode, the reset threshold V_{RT} and time t_{RO} are set to the default value. See **Chapter 10.1**




Figure 5 Ramp up / Down of Main Voltage Regulator

An undervoltage time-out on $V_{cc1\mu C}$ is implemented. Refer to **Chapter 12** for more information on this function.

6.4.2 Under voltage detection at V_{cc2}

The $V_{\rm cc2}$ voltage regulator integrates an under voltage detection. When $V_{\rm cc2}$ voltage goes below $V_{\rm UV_VCC2}$, the failure is indicated by an interrupt and the failure is reported into the diagnosis frame of the SPI.



6.5 **Electrical Characteristics**

 $V_{\rm S}$ = 5.5 V to 28 V; $C_{\rm CC1\mu C}$ = $C_{\rm CC2}$ = 470 nF; all outputs open; SBC Normal Mode; $T_{\rm j}$ = -40 °C to +150 °C; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Pos.	Parameter	Symbol	Limit Values			Unit	Test Condition
			Min.	Тур.	Max.		
Voltage	Regulator; Pin $V_{\text{cc1}\mu\text{C}}$						
6.5.1	Output Voltage	$V_{\rm CC1\mu C}$	4.9	5.0	5.1	V	0 mA $< I_{\rm CC1\mu C} < 200$ mA; 5.5 V $< V_{\rm S} < 28$ V;
6.5.2	Line Regulation	$\Delta V_{\mathrm{CC1}\mu\mathrm{C,Li}}$	-	_	20	mV	$6 \text{ V} < V_{\text{S}} < 16 \text{ V};$ $I_{\text{CC1}\mu\text{C}} = 0 \text{ A}$
6.5.3	Load Regulation	$\Delta V_{\mathrm{CC1}\mu\mathrm{C,Lo}}$	-	_	50	mV	5 mA $< I_{\rm CC1\mu C} < 200$ mA; $V_{\rm S} = 6$ V
6.5.4	Power Supply Ripple Rejection	PSRR	-	40	_	dB	$V_{\rm r}$ = 1 Vpp; $f_{\rm r}$ = 100 Hz; ¹⁾
6.5.5	Output Current Limit	I _{cc1µC max}	200	-	500	mA	$V_{\rm cc1\mu C}$ = 4.5 V; power transistor thermally monitored;
6.5.6	Drop Voltage	V _{DR Vcc1µC}	_	_	0.5	V	$I_{\rm CC1\mu C}$ = 150 mA; ²⁾
Voltage	Regulator; Pin $V_{ m cc2}$	-	•		*	•	•
6.5.7	Output Voltage	$V_{\rm CC2}$	4.9	5.0	5.1	V	$0 < I_{CC2} < 200 \text{ mA};$ 5.5 V < $V_{S} < 28 \text{ V};$
6.5.8	Line Regulation	$\Delta V_{\mathrm{CC2,Li}}$	_	-	20	mV	$6 \text{ V} < V_{\text{S}} < 16 \text{ V};$ $I_{\text{CC2}} = 0 \text{ A};$
6.5.9	Load Regulation	$\Delta V_{\rm CC2,Lo}$	-	_	50	mV	5 mA $< I_{CC2} < 200$ mA; $V_{S} = 6 \text{ V}$
6.5.10	Power Supply Ripple Rejection	PSRR	-	40	-	dB	$V_{\rm r}$ = 1 Vpp; $f_{\rm r}$ = 100 Hz; ¹⁾
6.5.11	Output Current Limit	I_{cc2}	200	-	500	mA	$V_{\rm cc2}$ = 4.5 V; power transistor thermally monitored;
6.5.12	Drop Voltage	V _{DR_Vcc2}	_	_	0.5	V	$I_{\rm CC2}$ = 150 mA; ²⁾
6.5.13	Under voltage detection on V _{cc2}	V _{UV_VCC2}	4.5	4.65	4.8	V	$V_{\rm CC2}$ falls until INT = LOW

¹⁾ specified by design; not subject to production test.

²⁾ Measured when the output voltage has dropped 100 mV from the nominal Value obtained at V_s = 13.5 V. Specified drop voltage for Vs > 4 V.

7 External Voltage Regulator

7.1 Block Description

 $V_{\rm cc3}$ is activated via SPI. The external voltage regulator circuitry is designed to drive an external PNP transistor to increase output current flexibility. Four pins are used: $V_{\rm S}$, $V_{\rm cc3base}$, $V_{\rm cc3shunt}$ and $V_{\rm cc3ref}$. One transistor is tested during production. An input voltage up to $V_{\rm SMAX}$ is regulated to $V_{\rm Q,nom}$ = 5.0 V with a precision of ±4%. The output current of the transistor is monitored via an external shunt resistor. The state of $V_{\rm cc3}$ is reported in the diagnostic SPI register. When battery voltage is below the minimum operating battery voltage $V_{\rm SC3}$ is reported in the external voltage regulator switches off. Figure 7 shows the behavior during this phase. The shunt is used for overcurrent limitation. If this feature is not needed, connect pins $V_{\rm cc3shunt}$ and $V_{\rm S}$ together.

Since the junction temperature of the external PNP transistor cannot be read, it cannot be protected against over temperature by the SBC, and so the thermal behavior has to be checked by the application.




Figure 6 Functional Block Diagram

7.2 External Voltage Regulator Mode

It is possible to turn the $V_{\rm cc3}$ ON or OFF via SPI command, depending on the SBC modes. **Table 4** identifies the possible states, based on the different SBC modes.

7.3 External Voltage Regulator State by SBC Mode

Table 4 shows the possible states of the V_{cc3} external voltage regulator as a function of the SBC mode.

Table 4 External Voltage Regulator State by SBC Mode

SBC Mode	V_{cc3}					
INIT Mode	OFF					
Normal Mode	ON	ON OFF				
Sleep Mode	OFF	OFF				
Restart Mode	Unchanged	Unchanged				
SW Flash Mode	ON	ON OFF				
Stop Mode	ON	ON OFF				
Fail-Safe Mode	OFF	·				

7.4 Application Information

7.4.1 Timing information

Figure 7 shows the typical timing, ramp up and ramp down of the External Voltage Regulator, in regards to the $V_{\rm S}$ pin.




Figure 7 Supply Voltage Management

7.4.2 External Components

During production test, the listed parameter are tested with the PNP transistor MJD253 from ON semi. Characterization is done with the BCP52-16 from Infineon (I_{CC3} <200 mA). Other PNP transistors can be used. Function must be checked in the application.

Figure 8 shows the hardware set up used.




Figure 8 Hardware Set Up



Table 5 Bills of material for the $V_{\rm CG3}$ function

Device	Vendor	Reference / Value	
$\overline{C_2}$	Murata	10μF/10V GCM31CR71AA106K	
R _{SHUNT}	-	220mΩ	
$\overline{T_1}$	ON semi	MJD253	

7.4.3 Calculation of R_{SHUNT}

The maximum current $I_{\rm CC3max}$ where the limit starts and the bit $I_{\rm CC3} > I_{\rm CC3max}$ is set is determined by the shunt resistor $R_{\rm Shunt}$ and the Output Current Shunt Voltage Threshold $V_{\rm shunt\ threshold}$.

The resistor can be calculated as following

$$R_{SHUNT} = \frac{U_{shunt_threshold}}{I_{CC3max}}$$

7.4.4 Unused Pins

In case the Vcc3 is not used in the application, it is recommended to connect the unused pins of Vcc3 as followed.

Connect Vcc1shunt to Vs. (It is also possible to leave the pin open)

Leave Vcc3base open

Leave Vcc3ref open

Do not enable the Vcc3 via SPI as this leads to increased current consumption.



7.5 Electrical Characteristics

 $V_{\rm S}$ = 5.5 V to 28 V; SBC Normal Mode; all outputs open;

 $T_j = -40$ °C to +150 °C; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Pos.	Parameter	Symbol	Limit Values			Unit	Test Condition
			Min.	Тур.	Max.		
Parame	ters independent from test	set-up				1	
7.5.1	External Regulator Control Drive Current Capability	$I_{ m cc3base}$	20		70	mA	V _{CC3base} = 28V
7.5.2	Input Current V_{cc3ref}	$I_{\rm cc3ref}$	10	25	50	μΑ	V_{cc3ref} = 5 V
7.5.3	Input Current $V_{\rm cc3}$ Shunt Pin	I_{cc3shunt}	10	25	50	μA	$V_{\text{cc3shunt}} = V_{\text{S}}$
7.5.4	$V_{\rm CC3}$ Undervoltage Detection	$V_{\rm CC3,UV}$	4.0	4.25	4.5	V	_
7.5.5	$V_{\rm CC3}$ Undervoltage detection hysteresis	$V_{\mathrm{CC3,UV,}}$	20	100	250	mV	
7.5.6	Output Current Shunt Voltage Threshold	$V_{ m shunt_thr}$ eshold	88	110	130	mV	1)
7.5.7	Current increase regulation reaction time	t _{rlinc}	-	-	5	μs	$V_{\rm cc3}$ = 6V to 0V; $I_{\rm CC3base,50\%}$ = 20mA Figure 9
7.5.8	Current decrease regulation reaction time	$t_{\sf rldec}$	-	-	5	μs	$V_{\rm cc3}$ = 0V to 6V; $I_{\rm CC3base,50\%}$ = 20mA Figure 9
7.5.9	Leakage current of V _{cc3base} when Vcc3 disabled	$I_{{ m cc3base_lk}}$	-	-	5	μΑ	$V_{\text{CC3base}} = V_{\text{S}}$ $T_{\text{i}} = 25^{\circ}\text{C}$
7.5.10	Leakage current of V _{cc3ref} when Vcc3 disabled	$I_{{ m cc3ref_lk}}$	-2	0	2	μΑ	$V_{\text{CC3ref}} = 5V$ $T_{\text{j}} = 25^{\circ}\text{C}$
7.5.11	Leakage current of $V_{\rm cc3shunt}$ when Vcc3 disabled	$I_{\rm cc3shunt_l}$ k	-	-	5	μΑ	$V_{\text{CC3shunt}} = V_{\text{S}}$ $T_{\text{j}} = 25^{\circ}\text{C}$
7.5.12	Base to emitter resistor	R_{BE}	50	100	200	kΩ	$V_{\text{CC3base}} = V_{\text{S}} - 0.3 \text{V}$ $V_{\text{CC3}} \text{ OFF}$
7.5.13	External regulator minimum Vs voltage	V_{VextUV}	4.5	-	5.5	V	
7.5.14	External regulator minimum Vs voltage hysteresis	$V_{ m VextUVhy}$ s	-	0.2	-	V	
Parame	ters dependent on the test	set-up, a	ccordin	g to the F	igure 8		1
7.5.15	External Regulator Output Voltage	V_{cc3}	4.8	5	5.2	V	0 mA $< I_{CC3} < 400$ mA; 5.5 V $< V_{S} < 28$ V; ²⁾
7.5.16	Load Regulation	$\Delta V_{\rm CC3,Lo}$	-	-	50	mV	2 mA < $I_{\rm CC3}$ <200 mA;
		$\Delta V_{\rm CC3,Li}$	1	1	50	mV	6 V < V _S <16 V;

Threshold at which the current limitation starts to operate.

²⁾ Tolerance includes load regulation and line regulation.



Timing diagram for regulator reaction time "current increase regulation reaction time" and "current decrease regulation reaction time"




Figure 9 Regulator Reaction Time



8 High Speed CAN Transceiver

8.1 Block Description




Figure 10 Functional Block Diagram

8.2 High-speed CAN Description

The Controller Area Network (CAN) transceiver part of the SBC provides high-speed (HS) differential mode data transmission (up to 1 Mbaud) and reception in automotive and industrial applications. It works as an interface between the CAN protocol controller and the physical bus lines compatible to ISO/DIS 11898-2 and 11898-5 as well as SAE J2284.

The CAN transceiver offers low power modes to reduce current consumption. This supports networks with partially powered down nodes. To support software diagnostic functions, a CAN Receive-only Mode is implemented.

It is designed to provide excellent passive behavior when the transceiver is switched off (mixed networks, clamp15/30 applications).

A wake-up from the CAN Wake capable Mode is possible via a message on the bus. Thus, the microcontroller can be powered down or idled and will be woken up by the CAN bus activities.

Refer to Figure 11 for a description of the matching of the transceiver modes with the SBC mode.

The CAN transceiver is designed to withstand the severe conditions of automotive applications and to support 12 V applications.



8.2.1 CAN Normal Mode

To transfer the CAN transceiver into the CAN Normal Mode, an SPI word must be sent. This mode is designed for normal data transmission/reception within the HS CAN network. It can be accessed in Normal Mode of the SBC, as well as in SBC Software Flash Mode, and SBC Software Development Mode.

Transmission

The signal from the microcontroller is applied to the TxDCAN input of the SBC. The bus driver switches the CANH/L output stages to transfer this input signal to the CAN bus lines.

Reduced Electromagnetic Emission

To reduce electromagnetic emissions (EME), the bus driver controls CANH/L slopes symmetrically.

Reception

Analog CAN bus signals are converted into digital signals at RxD via the differential input receiver. In CAN Normal and CAN Receive Only Mode, the split pin is used to stabilize the Recessive Common Mode signal. The RxD pin is diagnosed and the detected failure is reported to the SPI diagnostic register.

8.2.2 CAN Wake Capable Mode

This mode, which can be used in SBC Stop, Sleep, Restart and Normal Modes by programming via SPI and is automatically accessed in SBC Fail-Safe Mode, is used to monitor bus activities. A wake up signal on the bus results in different behavior of the SBC, as described in **Table 6**. After wake-up the transceiver can be switched to CAN Normal Mode for communication. To enable the CAN wakeable mode after a wake via CAN, the CAN transceiver must be switched to CAN Normal Mode, CAN Receive Only Mode or CAN Off, before switching to CAN Wakeable Mode again.

Table 6 Action Due to a CAN Wake Up

SBC Mode	SBC Mode after wake	Vcc1µC	INT	RxD	Int. Bit WK CAN	
Sleep Mode	Restart Mode	Ramping up	HIGH	LOW	1	
Stop Mode	Stop Mode	ON	LOW ¹⁾	LOW	1	
Restart Mode	Restart Mode	Ramping up / ON	HIGH	LOW	1	
Fail-Safe Mode	Restart Mode	Ramping up	HIGH	LOW	1	
Normal Mode	Normal Mode	ON	LOW ¹⁾	LOW	1	

¹⁾ When not masked via SPI

Wake-Up in SBC Sleep Mode

Wake-up is possible via a CAN message (filtering time $t > t_{WU}$), it automatically transfers the SBC into the SBC Restart Mode and from there to Normal Mode the RxD pins in set to LOW, see **Figure 11**. The microcontroller is able to detect the low signal on RxD and to read the wake source out of the "Wake Register Interrupt" register (000) via SPI. No Interrupt is generated when coming out of Sleep Mode.

Data Sheet 30 Rev. 1.0, 2009-03-31




Figure 11 Timing during Transition from Sleep to Normal Mode

Wake-Up in SBC Stop Mode

In SBC Stop Mode, if a wake-up is detected, it is signaled by the INT output and by the "WK CAN" SPI bit. It is also signaled by RxDCAN put to low. The microcontroller should set the device to SBC Normal Mode, there is no automatic transition to Normal Mode. In Normal Mode the transceiver can be enabled via SPI.

Wake-Up in SBC Restart or SBC Fail-Safe Mode

In SBC Restart or SBC Fail-Safe Mode, if a wake-up is detected, it is signaled by the "WK CAN" SPI bit.

Wake-Up in SBC Normal Mode

In SBC Normal Mode, if a wake-up is detected, it is signaled by the "WK CAN" SPI bit and INT output, and RxD remains LOW.



8.2.3 CAN OFF Mode

CAN OFF Mode, which can be accessed in the SBC Stop, Sleep, Restart and Normal modes, and automatically accessed in SBC Init and Factory Flash modes, is used to completely stop CAN activities. In CAN OFF Mode, a wake up event on the bus will be ignored.

8.2.4 CAN Receive Only Mode

In CAN Receive Only Mode (RxD only), the driver stage is de-activated but reception is still operational. This mode is accessible by an SPI command.

8.2.5 CAN Cell in Disabled State

During disable state, when $V_{\rm s}$ < $V_{\rm UV_OFF}$, the CAN cell does not have enough supply voltage. In this state, the CANH and CANL pins are set to high impedance, to guarantee passive behavior. The maximum current that can flow in the CANH and CANL pins in this mode are specified by $I_{\rm CANH,lk}$ and $I_{\rm CANL,lk}$.

8.3 CAN Cell Mode with SBC Mode

Table 7 shows all the CAN modes accessible to the current SBC Mode. Automatic transition from one CAN mode to an other is only allowed in the same column.

Table 7 HS CAN States, Based on SBC modes

SBC Mode	CAN Mode					
INIT Mode	OFF					
Normal Mode	OFF	Wake capable	Normal	Receive only		
Stop Mode	OFF	Wake capable	'			
Sleep Mode	OFF	Wake capable	Wake capable			
Restart Mode	OFF	Wake capable				
Fail-Safe Mode	Wake capal	ble				
SW Flash Mode	Normal					

8.3.1 SBC Normal Transition to Sleep or Stop Mode

During the transition from SBC Normal to Sleep or Stop Modes, the receiver module is deactivated and replaced by the low power mode receiver for wake-up capability. The next message can be only a wake-up call. It is possible to set the SBC directly from SBC Normal Mode (with CAN Normal Mode) to SBC Sleep or Stop Mode, but this is not recommended, because a wake pattern on the CAN network that could occurs during SPI communication could get lost. It is preferable, in SBC Normal Mode to first send the CAN transceiver into CAN Wake Capable Mode, and then set the entire device to SBC Sleep or Stop Mode. In the unlikely case that the device would see a wake up call during the transmission order "SBC go to sleep", the device will store this event and bypass the "SBC go to sleep" command to go back into SBC Restart Mode.

Do not change the Transciever setting with the same SPI command that is used to sent the device to Sleep Mode.

8.3.2 Transition from SBC Sleep to other Modes

In SBC Sleep Mode, a wake-up on the CAN cell will set the SBC to Restart Mode automatically if the CAN Wake Capable Mode of the SBC is selected via SPI. **Figure 11** shows the typical timing.

8.4 Failure Detection

All failures are reported in the SPI diagnostic encoder, the TxD time-out is reported as TxD shorted to GND. In case of local failure and Bus Dominat Clamped failure, the transceiver is automatically switched to the CAN Receive only Mode.

8.4.1 TxD Time-out Feature

If the TxD signal is dominant for a time $t > t_{TxD}$, the TxD time-out function deactivates the transmission of the signal at the bus. This is implemented to prevent the bus from being blocked permanently due to an error. The transmission is released after switching the CAN to Active Mode via SPI. Refer to **Figure 12**.




Figure 12 TxD Time-out diagram

8.4.2 Bus Dominant Clamping

If the HS CAN bus signal in dominant for a time $t > t_{\rm BUS_TO}$, a bus dominant clamping is detected. The CAN transceiver is switched to Receive Only Mode. The failure is signaled via SPI. If the bits are not masked the INT pin is set to low. For operation the transceiver needs to be switched back to Normal Mode via SPI.

8.4.3 TxD to RxD Short Circuit Feature

Similar to the TxD time-out, a TxD to RxD short circuit would also block the bus communication. To avoid this, the CAN transceiver provides TxD to RxD short circuit detection. In this case, it is recommended to switch OFF the SBC HS CAN supply (e.g. $V_{\rm cc2}$) via SPI command to prevent disturbances on the CAN bus. This failure is reported into the diagnostic frame of the SPI. The INT pin is set LOW if not disabled via SPI. The transmitter is automatically inhibited and goes back to normal operation after a SPI command.

8.4.4 Overtemperature

The driver stages are protected against overtemperature. Exceeding the shutdown temperature results in deactivation of the CAN transceiver. The CAN transceiver is activated gain after cooling down, the device stays in CAN Active Mode. To avoid a bit failure after cooling down, the signals can be transmitted again only after a dominant to recessive edge at TxD.

Figure 13 shows how the transmission stage is deactivated and activated again. First, an overtemperature condition causes the CAN transceiver to be deactivated. After the overtemperature condition is no longer present, the transmission is released automatically after the TxD bus signal has changed to recessive level.






Figure 13 Release of the Transmission after Overtemperature

8.4.5 Permanent RxD Recessive Clamping

If the RxD signal is permanently recessive (such as shorted to $V_{\rm cc1\mu C}$), although there is a message sent on the bus, the host microcontroller of this transceiver could start a message at any time because the bus appears to be idle. To prevent this node from disturbing communication on the bus, the SBC offers permanent RxD recessive clamping. If the RxD signal is permanently recessive, the failure is diagnosed and the transmitter is deactivated as long as the error occurs. The transmitter is reactivated after an SPI command.

8.4.6 V_{ccHSCAN} Undervoltage

The CAN transceiver cell has no dedicated under voltage detection and use the $V_{\rm CC2}$ or $V_{\rm CC3}$ under voltage circuitry. The $\mu \rm C$ can switch of the CAN in case of undervoltage.

8.4.7 Bus failures

In case one of the following bus failures is detected by the SBC the interrupt bit CAN BUS is set to "1" and an interrupt is generated, if not masked. The CAN transceiver does not change the mode due to a detected bus failure.

Bus Failures

- · CANH short to GND
- · CANH short to Vs
- · CANH short to Vcc
- CANL short to GND
- · CANL short to Vs
- · CANL short to Vcc

A short of CANH to CANL is detected by the microcontroller as the signal sent on TxD is not received on RxD.

8.5 SPLIT Circuit

SPLIT circuitry is activated during CAN Normal and Receive Only Mode and de-activated (SPLIT pin high ohmic) during CAN Wake Capable and OFF Modes. The SPLIT pin is used to stabilize the recessive common mode signal in Normal Mode and RxD Only Mode. This is achieved with a stabilized voltage of 0.5 x V_{cchSCAN} typical at SPLIT.

A correct application of the SPLIT pin is shown in Figure 14. The SPLIT termination for the left and right nodes is implemented with two 60 Ω resistors and one 10 nF capacitor. The center node in this example is a stub node and the recommended value for the split resistances is 1.5 k Ω .



In the case the application doesn't request the SPLIT pin feature, the pin has to be left open.




Figure 14 Application example for the SPLIT Pin

Data Sheet 35 Rev. 1.0, 2009-03-31



8.6 Electrical Characteristics

4.75 V < $V_{\rm ccHSCAN}$ < 5.25 V; $V_{\rm S}$ = 5.5 V to 28 V; $R_{\rm L}$ = 60 Ω ; CAN Normal Mode; $T_{\rm j}$ = -40 °C to +150 °C; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.

Pos.	Parameter	Symbol	Limit Values			Unit	Test Condition
			Min.	Тур.	Max.		
CAN B	us Receiver	1	1	1	The state of the s		1
8.6.1	Differential Receiver Threshold Voltage, recessive to dominant edge	$V_{ m diff,rd_N}$	_	0.80	0.90	V	$V_{\rm diff}$ = $V_{\rm CANH}$ - $V_{\rm CANL}$ CAN Normal Mode
8.6.2	Differential Receiver Threshold Voltage, dominant to recessive edge	$V_{ m diff,dr_N}$	0.50	0.60	-	V	$V_{\rm diff}$ = $V_{\rm CANH}$ - $V_{\rm CANL}$ CAN Normal Mode
8.6.3	Common Mode Range	CMR	-12	_	12	V	_
8.6.4	Differential Receiver Hysteresis	$V_{\rm diff,hys_N}$	_	110	_	mV	CAN Normal Mode
8.6.5	CANH, CANL Input Resistance	R_{i}	10	20	30	kΩ	Recessive state
8.6.6	Differential Input Resistance	R_{diff}	20	40	60	kΩ	Recessive state
8.6.7	Wake-up Receiver Threshold Voltage, recessive to dominant edge	$V_{ m diff,\ rd_W}$	_	0.8	1.15	V	CAN Wake Capable Mode
8.6.8	Wake-up Receiver Threshold Voltage, dominant to recessive edge	$V_{ m diff,\ dr_W}$	0.4	0.7	_	V	CAN Wake Capable Mode
8.6.9	Wake-up Receiver Differential Receiver Hysteresis	$V_{ m diff,}$	_	120	-	mV	CAN Wake Capable Mode



High Speed CAN Transceiver

8.6 Electrical Characteristics (cont'd)

 $4.75~V < V_{\text{ccHSCAN}} < 5.25~V; V_{\text{S}} = 5.5~V$ to 28 V; $R_{\text{L}} = 60~\Omega;$ CAN Normal Mode; $T_{\text{j}} = -40~^{\circ}\text{C}$ to +150 $^{\circ}\text{C};$ all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.

Pos.	Parameter	Symbol	Limit Values		es	Unit	Test Condition
			Min.	Тур.	Max.	-	
CAN Bu	s Transmitter	11					
8.6.10	CANH/CANL Recessive Output Voltage	$V_{CANL/H}$	2.0	_	3.0	V	CAN Normal Mode no load
8.6.11	CANH, CANL Recessive Output Voltage Difference V _{diff} = V _{CANH} - V _{CANL}	$V_{diff_r_N}$	-500	_	50	mV	CAN Normal Mode $V_{\text{TxD}} = V_{\text{cc1}\mu\text{C}};$ no load
8.6.12	CANL Dominant Output Voltage	V_{CANL}	0.5	_	2.25	V	CAN Normal Mode $V_{\text{TxD}} = 0 \text{ V};$ $V_{\text{cchSCAN}} = 5 \text{ V}$
8.6.13	CANH Dominant Output Voltage	V_{CANH}	2.75	_	4.5	V	CAN Normal Mode V_{TxD} = 0 V; V_{cchSCAN} = 5 V
8.6.14	CANH, CANL Dominant Output Voltage Difference V _{diff} = V _{CANH} - V _{CANL}	$V_{\mathrm{diff_d_N}}$	1.5	_	3.0	V	CAN Normal Mode $V_{\rm TxD}$ = 0 V; $V_{\rm cchSCAN}$ = 5 V
8.6.15	CANH, CANL Dominant Output Voltage Difference V _{diff} = V _{CANH} - V _{CANL}	$V_{\mathrm{diff_d_N}}$	1.5	-	3.0	V	CAN Normal Mode $V_{\rm TxD}$ = 0 V; $V_{\rm cchSCAN}$ = 5 V $R_{\rm L}$ = 50 Ω
8.6.16	CANH Short Circuit Current	I_{CANHsc}	-200	-80	-50	mA	CAN Normal Mode $V_{\text{CANHshort}} = 0 \text{ V}$
8.6.17	CANL Short Circuit Current	I_{CANLsc}	50	80	200	mA	CAN Normal Mode $V_{\text{CANLshort}} = 18 \text{ V}$
8.6.18	Leakage Current	$I_{\rm CANH,lk} \\ I_{\rm CANL,lk}$	_	2	_	μΑ	$\begin{aligned} V_{\mathrm{S}} &= V_{\mathrm{ccHSCAN}} = 0 \; \mathrm{V}; \\ 0 \; \mathrm{V} &< V_{\mathrm{CANH,L}} < 5 \; \mathrm{V} \end{aligned}$
SPLIT T	ermination Output; Pin SP	LIT					
8.6.20	SPLIT Output Voltage	V_{SPLIT}	$\begin{matrix} 0.3 \times \\ V_{\rm ccHSCAN} \end{matrix}$	$\begin{matrix} 0.5 \times \\ V_{\rm ccHSCAN} \end{matrix}$	$\begin{matrix} 0.7 \times \\ V_{\rm ccHSCAN} \end{matrix}$	V	CAN Normal Mode -500 μ A < $I_{\rm SPLIT}$ < 500 μ A
8.6.21	Leakage Current	I_{SPLIT}	-5	0	5	μΑ	CAN Wake capable Mode; -27 V < $V_{\rm SPLIT}$ < 40 V
8.6.22	SPLIT Output Resistance	R_{SPLIT}	_	600	_	Ω	_1)
Receive	r Output RxD						
8.6.23	HIGH level Output Voltage	$V_{RxD,H}$	$0.8 \times \\ V_{\rm CC1 \mu C}$	_	_	V	CAN Normal Mode $I_{\text{RxD(CAN)}}$ = -2 mA;
8.6.24	LOW Level Output Voltage	$V_{RxD,L}$	_	_	$0.2 imes V_{ m cc1\mu C}$	V	CAN Normal Mode $I_{\text{RxD(CAN)}} = 2 \text{ mA};$
Transm	ission Input TxD						
8.6.26	HIGH Level Input Voltage Threshold	$V_{TD,H}$	_	_	$0.7 \times V_{\text{cc1}\mu\text{C}}$	V	CAN Normal Mode recessive state
8.6.27	LOW Level Input Voltage Threshold	$V_{TD,L}$	$V_{\rm cc1\mu C}$	_	_	V	CAN Normal Mode dominant state



High Speed CAN Transceiver

8.6 Electrical Characteristics (cont'd)

 $4.75~V < V_{cchSCAN} < 5.25~V;~V_S = 5.5~V~to~28~V;~R_L = 60~\Omega;~CAN~Normal~Mode;~T_j = -40~°C~to~+150~°C;~all~voltages~with~respect~to~ground;~positive~current~flowing~into~pin;~unless~otherwise~specified.$

Pos.	Parameter	Symbol	Limit Values			Unit	Test Condition	
			Min.	Тур.	Max.			
8.6.28	TxD Input Hysteresis	$V_{\mathrm{TD,hys}}$	_	$0.12 \times V_{\rm cc1 \mu C}$	_	mV	1)	
8.6.29	TxD Pull-up Resistance	R_{TD}	20	40	80	kΩ	_	
Dynami	c CAN-Transceiver Charac	teristics			·	, ,		
8.6.30	Min. Dominant Time for Bus Wake-up	t_{WU}	0.75	3	5	μs	CAN Wake capable Mode	
8.6.31	Propagation Delay TxD-to-RxD LOW (recessive to dominant)	$t_{\sf d(L),TR}$	_	150	255	ns	CAN Normal Mode $C_L = 47 \text{ pF};$ $R_L = 60 \Omega;$ $V_{\text{ccHSCAN}} = 5 \text{ V};$ $C_{\text{RXD}} = 15 \text{ pF}$	
8.6.32	Propagation Delay TxD-to-RxD HIGH (dominant to recessive)	$t_{\sf d(H),TR}$	_	150	255	ns	CAN Normal Mode C_L = 47 pF; R_L = 60 Ω ; V_{ccHSCAN} = 5 V; C_{RxD} = 15 pF	
8.6.33	Propagation Delay TxD LOW to bus dominant	$t_{d(L),T}$	-	50	120	ns	CAN Normal Mode $C_L = 47 \text{ pF};$ $R_L = 60 \Omega;$ $V_{\text{ccHSCAN}} = 5 \text{ V}$	
8.6.34	Propagation Delay TxD HIGH to bus recessive	$t_{d(H),T}$	-	50	120	ns	CAN Normal Mode $C_L = 47 \text{ pF};$ $R_L = 60 \Omega;$ $V_{\text{ccHSCAN}} = 5 \text{ V}$	
8.6.35	Propagation Delay bus dominant to RxD LOW	$t_{\sf d(L),R}$	-	100	135	ns	CAN Normal Mode $C_L = 47 \text{ pF};$ $R_L = 60 \Omega;$ $V_{\text{ccHSCAN}} = 5 \text{ V};$ $C_{\text{RXD}} = 15 \text{ pF}$	
8.6.36	Propagation Delay bus recessive to RxD HIGH	$t_{\sf d(H),R}$	_	100	135	ns	CAN Normal Mode C_L = 47 pF; R_L = 60 Ω ; V_{ccHSCAN} = 5 V; C_{RxD} = 15 pF	
8.6.37	TxD Permanent Dominant Time-out	t_{TxD_TO}	0.3	0.6	1.0	ms	CAN Normal Mode	
8.6.38	Bus Dominant Time-out	$t_{\sf BUS_TO}$	0.3	0.6	1.0	ms	CAN Normal Mode ¹⁾	

¹⁾ Not subject to production test; specified by design.



High Speed CAN Transceiver




Figure 15 Timing Diagrams for Dynamic Characteristics



WK Pin

9 WK Pin

9.1 Block Description




Figure 16 Functional Block Diagram

The internal voltage regulator ($V_{\rm cc1\mu C}$) and the entire SBC can wake up by changing the wake input voltage. The WK input pin is a bi-level sensitive input. This means that both transitions, HIGH to LOW and LOW to HIGH, result in a wake-up. The filtering time is $t_{\rm WK,\,f}$. The wake-up capability can be enabled or disabled via SPI command. In case of reverse polarity, no special protection must be set if the absolute maximum rating is respected. When the SBC is below the minimum $V_{\rm UVOFF}$, (SBC OFF Mode) the pin WK is at high impedance; a wake event will be ignored.

The state of the WK pin (low or high) can always be read in Normal Mode, Stop Mode and SW Flash Mode at the bit WK State. When setting the bit "WK PIN on/off" to 1, the device wakes up from Sleep Mode with a high to low or low to high transition. From Fail-Safe Mode the device will always go to Restart Mode with a high to low or low to high transition. If the bit "WK PIN on/off" is set to 1 in Normal, Stop or SBC SW Flash Mode the interrupt bits "WK 0 WK pin" and/or "WK 1 WK pin" are set in case of a change on the WK pin and an interrupt is generated if not masked. With the bits "WK 0 WK pin" and "WK 1 WK pin" the interrupt for low to high transition and high to low transition can be masked separately.

9.2 Wake-Up Timing

Figure 17 shows typical wake-up timing and parasitic filtering. The filtering time is $t_{WK, f.}$. This is used to avoid a parasitic wake-up due to EMC disturbances. Specifically, the voltage transition on pin WK must be higher than the $V_{WK,TH}$ and longer than $t_{WK,f}$ to be understood as a wake-up signal.



WK Pin




Figure 17 Wake-up Timing

9.2.1 Transition from Normal to Sleep Mode.

The SBC can not be sent from Normal Mode to Sleep Mode with uncleared interrupt in the WK interrupt bits "WK 0 WK pin" and "WK 1 WK pin". This is implemented to avoid that a wake information from the WK pin gets lost during the transition from Normal to Sleep Mode. If a wake up appears during the μ C sets the SBC to Sleep Mode, the SBC will wake up directly after going to Sleep Mode. There is no difference if the bits "WK 0 WK pin" or "WK 1 WK pin" bit were set during the transition or were just not cleared before sending the SPI command for Sleep Mode, the SBC will wake-up after entering the Sleep Mode. Therefore it always needs to be ensured that the bits are cleared before sending the SBC to Sleep Mode.



WK Pin

9.3 Electrical Characteristics

 $V_{\rm S}$ = 5.5 V to 28 V; T_j = -40 °C to +150 °C; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Test Condition
			Min.	Тур.	Max.		
9.3.1	WK Input Threshold Voltage	$V_{WK,th}$	2	3	4	V	_
9.3.2	Input Hysteresis	$V_{I,hys.}$	0.1	_	0.7	V	
9.3.3	WK Filter Time	t _{WK, f}	10	_	25	μs	_
9.3.4	Input Current	I_{WK}	-2	_	2	μA	$V_{\text{WK}} = 0 \text{ V};$ $V_{\text{WK}} > 5 \text{V}$
9.3.5	WK pin pull up current	$I_{\sf PU_MON}$	-30	_	-3	μΑ	V _{WK} = 3.8 V
9.3.6	WK pin pull down current	I_{PD_MON}	3	_	30	μΑ	V _{WK} = 2 V

10 Supervision Functions

10.1 Reset Function

10.1.1 Description

The reset output pin RO provides information to the microcontroller, for example, in the event that the output voltage has fallen below the undervoltage threshold $V_{\rm RT1/2/3}$. When connecting the SBC to battery voltage, the reset signal remains LOW initially. When the output voltage $V_{\rm cc1\mu C}$ has reached the reset threshold $V_{\rm RT1,r}$, the reset output RO remains LOW for the reset delay time $t_{\rm rd1}$. After that the RO is released to HIGH. A reset can also occur due to faulty Watchdog refresh.See **Chapter 10.2**. The reset threshold as well as the reset delay time can be adjusted via SPI. The RO pin has an integrated pull-up resistor.

10.1.2 Reset diagnosis

The RO pin is diagnosed for both short circuit to $V_{\rm ccx}$ and GND. Depending on the configuration, in case of RO failure, the SBC goes to SBC Fail-Safe or Restart Mode and activate the Limp Home output.

In case of short circuit to GND, it is detected in any SBC mode except SBC Restart Mode. At the falling edge of the RO, when supposed to be HIGH, the SBC enters automatically the SBC Restart Mode. If after the $t_{\rm rd}$ and RO relaxation, the RO pin is still LOW, then the SBC detects the clamping to LOW failure. The microcontroller is in permanent reset.

In case of short circuit to $V_{\rm ccx}$, the SBC cannot detect the short circuit before a reset should occur. So reset clamped is detected when the SBC goes to SBC Restart Mode or during Init Mode.

10.1.3 Reset Timing




Figure 18 Reset Timing Diagram



10.1.4 Reset from Outside

If the reset pin RO is pulled to low from outside while no reset low is issued by the SBC, the device goes to Restart Mode. In Restart Mode an reset is issued by the SBC, the RO pin is set to low for the time $t_{\rm RD1}$ or $t_{\rm RD2}$. If the RO pin is pulled to low for longer time Reset clamped is detected.

10.2 Watchdog

Two different Watchdogs are possible in the SBC. It can be either a Window Watchdog or a Time-out Watchdog. The Watchdog can also be inhibited in SBC Stop Mode and SBC SW Flash Mode via SPI. The Watchdog timing is programmed via SPI command. As soon as the Watchdog is activated, the timer starts running and the Watchdog must be served. Please refer to Table 8 to match the SBC Modes with the Watchdog Modes.

The default setting for the Watchdog is Time-out Watchdog with a 256 ms timer. The long open window allows the microcontroller to run its initialization sequences and then to trigger the Watchdog via the SPI.

The Watchdog is served by a SPI bit and should toggle with the correct frequency. The default value is a 0, so the first trigger bit must be a 1.

In case of a Watchdog reset, the Watchdog immediately starts with a long open window when entering SBC Normal Mode. With the reset the watchdog bit is set to 0, so the first watchdog trigger after reset is a change to 1.

In SBC Software Development Mode, no reset is generated due to watchdog failure, if a watchdog failure occurs

In SBC Software Development Mode, no reset is generated due to watchdog failure, if a watchdog failure occurs it is indicated by the SPI Reset bit and via INT pin. All watchdog modes are accessible in regards to the normal operation modes.

Table 8 Watchdog Functionality by SBC Modes

SBC Mode	Watchdog Mode	Remarks
INIT Mode	Watchdog Programmable; Watchdog is not active.	INIT Mode should be left in less than 256 ms (see Chapter 12)
Normal Mode	WD Programmable; Time-out or Window Watchdog	_
Software Flash Mode	Mode is fixed	SBC retains the set-up as in the mode before entering the Software Flash Mode
Stop Mode	Mode is fixed	SBC retains the set up as in the mode before entering the Stop Mode
Sleep Mode	OFF	SBC does not retain the set-up.
Fail-Safe Mode	OFF	SBC does not retain the set-up
Restart Mode	OFF	SBC will start default Watchdog setting (256ms Time-out Watchdog) when entering Normal Mode.

Data Sheet 44 Rev. 1.0, 2009-03-31



10.2.1 Time-out Watchdog

The Time-out Watchdog is an easier and less secure type of watchdog. Compared to the Window Watchdog there is no closed window existing. The watchdog trigger can be done any time within the watchdog time.

A watchdog trigger is detected as a write access to the "WD Refresh" within the SPI control word. The bit needs to be toggle (transition HIGH to LOW or LOW to HIGH) within the watchdog window. The trigger is accepted when the CSN input becomes HIGH.

A correct watchdog trigger starts a new window. The period is selected via the Window Watchdog timing bit field in the range of 16 ms to 1024 ms. For the safe trigger area the tolerance of the oscillator has to be taken into consideration, so the safe trigger time is below 90% of the programmed Watchdog time. It is possible to refresh the Watchdog with any SPI programming with the mode selection Normal, Stop, SW Flash or Read Only.

Should the trigger signal not meet the window, depending on the configuration, the SBC will go to SBC Restart Mode or to Fail-Safe Mode. A watchdog reset is created by setting the reset output RO low. In config 1 and config 3 the watchdog starts again in Normal Mode with the default watchdog setting (256ms Time-out Watchdog). The watchdog failure can be read at the bits RM0, RM1, LH0, LH1, LH2 via SPI.

10.2.2 Window Watchdog

A Watchdog trigger is detected as a write access to the "WD Refresh" within the SPI control word. The bit needs to be toggle (transition HIGH to LOW or LOW to HIGH) in the open window. The trigger is accepted when the CSN input becomes HIGH.

A correct Watchdog trigger results in starting the Window Watchdog by a closed window with a width of typically 50% of the selected Window Watchdog reset period. This period, selected via the Window Watchdog timing bit field, is in the range of 16 ms to 1024 ms. This closed window is followed by an open window, with a width of typical 50% of the selected period. From now on, the microcontroller must serve the Watchdog by periodically toggling the Watchdog bit. This bit toggling access must meet the open window. The tolerance of the oscillator has to be taken into consideration, so the safe window to trigger the Watchdog is from 55% to 90% of the programmed Window Watchdog time. It is possible to refresh the Watchdog with any SPI programming with the mode selection Normal, Stop, SW Flash or Read Only. A correct Watchdog service immediately results in starting the next closed window (see Figure 19, safe trigger area).

Should the trigger signal not meet the open window, depending on the configuration the SBC will go to SBC Restart Mode or to Fail-Safe Mode. A watchdog reset is created by setting the reset output RO low (see Figure 20). In config 1 and config 3 the watchdog starts again in Normal Mode with the default watchdog setting (256ms Time-out Watchdog). The watchdog failure can be read at the bits RM0, RM1, LH0, LH1, LH2 via SPI.

Data Sheet 45 Rev. 1.0, 2009-03-31






Figure 19 Window Watchdog Definitions




Figure 20 Window Watchdog Timing Diagram for config 1 and config 3

10.2.3 Changing the Watchdog Settings

The settings of the watchdog can be changed during the operation of the watchdog. The change is done with a SPI programming into the Watchdog Configuration Register. The new setting is programmed together with a valid watchdog trigger according to the old settings. The timer with the new settings starts with this SPI command. The toggling of the "WD Refresh" bit needs to be continued (transition HIGH to LOW or LOW to HIGH) with the new settings.

If the new settings were not valid, the watchdog will continue with the old settings and generate a "Wrong WD Set" interrupt.



10.2.4 Inhibition of the watchdog

During SBC Stop Mode and SBC SW Flash Mode, it is possible to deactivate the watchdog. To avoid unwished deactivation of the watchdog, a special protocol has to be followed, prior deactivating the watchdog. Please refer to **Figure 21**. In the case the exact process below is not respected, the SBC remains in the previous state, and an interrupt is generated (if not inhibited), and the *Wrong WD set* bit in the SPI is set.

When the microcontroller requests the SBC to go back to SBC Normal Mode, the Watchdog is reactivated. The watchdog settings that were valid before entering Stop Mode with watchdog off are valid. The watchdog timer starts with entering Normal Mode. In case window watchdog was selected the watchdog starts with a closed window. When setting the WD Refresh bit to 0 for the command that sends the device to Normal Mode the first watchdog trigger is a change to 1. As in Stop Mode the watchdog settings can not be changed, it is also not possible to change the watchdog settings with the command that sets the SBC from Stop Mode into Normal Mode.




Figure 21 Inhibition of the watchdog

During SBC Stop Mode, when the cyclic wake feature is used and the watchdog is not disabled, it is necessary that the microcontroller acknowledges the interrupt by reading the SPI Wake register before the next Cyclic Wake occures. Otherwise, a reset is performed by setting the SBC to SBC Restart Mode.



10.3 Electrical Characteristics

 $V_{\rm S}$ = 5.5 V to 28 V; T_j = -40 °C to +150 °C; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Pos.	Parameter	Symbol	Limit V	alues		Unit	Test Condition	
			Min.	Тур.	Max.			
Reset G	Generator; Pin RO	1	1				1	
10.3.1	Reset Threshold Voltage,	$V_{RT1,f}$	4.5	4.65	4.75	V	default setting, Vcc falling	
		$V_{RT1,r}$	4.6	4.75	4.85	V	default setting, Vcc rising	
		$V_{RT2,f}$	3.5	3.65	3,75	V	SPI option;Vcc falling	
		$V_{RT2,r}$	3.6	3.75	3,85	V	SPI option; Vcc rising	
		$V_{RT3,f}$	3.2	3.35	3.45	V	SPI option; $V_S \ge 4 \text{ V}$; Vcc falling	
		$V_{RT3,r}$	3.3	3.45	3.55	V	SPI option; $V_{\rm S} \ge 4$ V, Vcc rising	
	Reset Threshold Voltage	$V_{RT1\ HR}$	250	_	_	mV	default setting ¹⁾	
	Headroom	V_{RT2_HR}	1.25	_	_	V	SPI option; ¹⁾	
		V_{RT3_HR}	1.55	_	_	V	SPI option; $V_S \ge 4 \text{ V}^{-1}$	
10.3.2	Reset Threshold Hysteresis	$V_{RT,hys}$	20	100	200	mV	-	
10.3.3	Reset Low Output Voltage	V_{RO}	_	0.2	0.4	V	I_{RO} = 1 mA for $V_{\mathrm{CC1}\mu\mathrm{C}}$ = $V_{\mathrm{RT1/2/3}}$; I_{RO} = 200 $\mu\mathrm{A}$ for $V_{\mathrm{RT1/2/3}}$ > $V_{\mathrm{CC1}\mu\mathrm{C}}$ \geq 1 V	
10.3.4	Reset High Output Voltage	V_{RO}	$V_{\rm CC1\mu C}$	_	V _{CC1μC} + 0.3 V	V	I _{RO} = -20μA	
10.3.5	Reset Pull-up Resistor	R_{RO}	10	20	40	kΩ	V_{RO} = 0 V	
10.3.6	Reset Reaction Time	t_{RR}	4	10	26	μs	$V_{\rm CC1\mu C} < V_{\rm RT1/2}$ to RO = L	
10.3.7	Reset Delay Time	t_{RD1}	4.5	5.0	5.5	ms	default SPI setting; after Power-On-Reset	
		t_{RD2}	450	500	550	μs	SPI setting option	
Watchd	og Generator	1		I		1	1	
10.3.8	Long Open Window	t_{LW}	_	256	_	ms	²⁾ default setting	
Internal	Oscillator			1		-1	1	
10.3.9	Internal Oscillator tolerance	$f_{\sf CLKSBC}$	-10	0	10	%	_	

¹⁾ Headroom between actual output voltage on $V_{\mathtt{CC1}\mu\mathtt{C}}$ and Reset Threshold Voltage for falling Vcc.

²⁾ Specified by design; not subject to production test. Tolerance defined by internal oscillator tolerance $f_{\rm CLKSBC}$.



11 Interrupt Function

11.1 Interrupt Description

The interrupt pin has a general purpose function to point out to the microcontroller either a wake up, a failure condition or the switch on of a voltage regulator. **Table 9** shows the possible interrupt sources in the device, and **Figure 22** gives the hardware set-up. The interrupt function is designed to inform the microcontroller of any wake-up event, overtemperature or overtemperature pre-warning as well as other failures. These events turn the INT pin to active LOW. All interrupt sources can be masked via a SPI bit, then no interrupt is generated for this event. For failures on under-voltage the interrupt is dual-sensitive. This means that an interrupt is generated when the failure appears, as well as when the failure disappears. For failures on over-temperature, communication failures and voltage regulator over current and undervoltage, the dedicated SPI interrupt bit indicated first the interrupt source and then the state of the device. So, the bit is set to failure *I* at the event, and remains latched at least until the microcontroller reads the bit. For the SBC failure (Wrong WD Setting, Reset, Fail SPI) and wake events, the INT indicates only an event and the bit is cleared with a dedicated SPI read.

The INT pin is released when an SPI read is done to Interrupt Register 000 with a "Read Only" command, or after interrupt time out $t_{\rm INTTO}$. If the interrupt cause was a wake event, the interrupt bit can be read in Interrupt Register 000 and the bit is cleared. If it was an other interrupt source the bit INT is set, and interrupt register 001 and 010 need to be read. With a "Read Only" command the event triggered interrupt bits are cleared. The INT bit will be set to "0" when all bits in interrupt register 001 and 010 are set to "0". If an interrupt is masked (bit set to "0") only the interrupt does not occur, the interrupt bit in the SPI is shown.

Figure 22 shows a simplified diagram of the INT output. In Init Mode before RO goes high the INT pin is used to set the configuration of the device to config 1/3 or config 2/4, see Chapter 13.




Figure 22 Interrupt Block Diagram

Table 9 Interrupt sources

Interrupt sources	INT Activation	SPI bit	State	
Temperature	,		1	
Over temperature pre-warning V _{CC1µC}	Rising	OTP $V_{\text{CC1}\mu\text{C}}$	-	
Over temperature V _{CC2}	Rising	OT V _{CC2}	Event / State	
Over temperature HS CAN	Rising	OT HSCAN	State	
Communication failure	,		1	
CAN Failure	Rising	CAN Failure 10 CAN Bus	Event/ State	
Voltage regulator			State	



Table 9 Interrupt sources

Interrupt sources	INT Activation	SPI bit	State		
Undervoltage at $V_{\rm CC2}$ (except during switch off ¹⁾)	Rising and falling	$UV_{_VCC2}$	E /		
Undervoltage at $V_{\rm CC3}$ (except during switch off ¹⁾)	Rising and falling	UV_vcc3	Event / State		
Over current at V_{CC3} (except during inhibition)	Rising	$I_{\text{CC3}} > I_{\text{CC3MAX}}$			
Voltage at V_{CC2} (during switch on 1)	Rising	UV_vcc2	Event		
Voltage at V_{CC3} (during switch on ¹⁾)	Rising	UV_vcc3	Event		
SBC Failure	·				
SPI data corrupted	Rising	SPI Fail			
Reset (SBC SW Development only)	Rising	Reset	Event		
Wrong watchdog setting	Rising	Wrong WD set			
Wake					
Wake at CAN	Rising	WK CAN			
Wake at WK	Rising	WK WK pin 10	Event		
Cyclic WK	Rising	Cyclic WK			

¹⁾ When $V_{CC2/3}$ is switched off no interrupt is generated due to the undervoltage at $V_{CC2/3}$. When switching on $V_{CC2/3}$ an interrupt is generated when the command is sent to the SBC via SPI.

11.1.1 Interrupt for switching on Vcc2 and Vcc3

The Interrupt for Vcc2 and Vcc3 are generated when the SPI command for switching on the voltage regulator is executed. The interrupt bit is set to "1" and can be cleared with a Read Only command after the under voltage threshold is reached. If the Read Only is done before the reset threshold is reached, the interrupt bit can not be cleared as the undervoltage condition is still present. In this case a second interrupt can be issued for releasing the undervoltage condition.

In case of a short to GND on Vcc2 or Vcc3 the interrupt for switching on the voltage regulator is issued, but the μ C can not clear the interrupt bit as the voltage regulator does not reach the undervoltage threshold.

11.1.2 Example of Interrupt Events and Read-out

The examples show single interrupt events. SPI read is done with "Read Only". The shown interrupts are not masked. Watchdog trigger is not shown in the examples.

The interrupt UV_Vcc2 that is generated by switching on V_{CC2} is shown in **Figure 23**. The interrupt is sensitive on rising event only.






Figure 23 Interrupt Vcc2 switch-on.



The interrupt UV_Vcc2 that is generated by an under-voltage on $V_{\rm CC2}$ is shown in **Figure 24**. The interrupt is sensitive on rising and falling event and the interrupt bit also shows the state of the device and function.




Figure 24 Interrupt V_{CC2} under-voltage.

The interrupt OT_Vcc2 that is generated by an over temperature on $V_{\rm CC2}$ is shown in **Figure 25**. The interrupt is sensitive on rising event and the interrupt bit also shows the state of the device and function.




Figure 25 Interrupt Vcc2 Over Temperature.



11.2 Interrupt Timing

Figure 26 illustrates the interrupt timing. The INT output is set LOW as soon as an interrupt condition occurs. The INT pin is released after a SPI interrupt buffer read out command, that is performed with a Read Only command (111) to register (000). In case consecutive interrupt sources are indicated before the SPI read out, only one INT LOW will be raised but the SPI read out will indicate the interrupt sources. A time-out feature is implemented. The INT pin can be active LOW only for the time $t_{\rm INTTO}$. Afterwards, the INT pin is released but the INT source is still valid or present in the SPI register. Between two activations of the INT, there is at least a delay of $t_{\rm INTTO}$. If an interrupt occurs in the meantime, the information is stored and the INT will go LOW after $t_{\rm INTO}$. The INT pulse width is at minimum $t_{\rm INT}$.




Figure 26 Interrupt Timing

11.3 Interrupt Modes with SBC Modes

The interrupt function is possible only in SBC Normal and Stop Mode.

After an SBC Restart Mode, all interrupt sources are enabled.

11.4 Interrupt Application Information

By default, all interrupt sources are activated. Please refer to the dedicated chapter for the definition of the interrupt.

The INT output is active for at least t_{INT} , even if the corresponding interrupt register is read out immediately after the interrupt event occurs.

If no SPI read is done after the interrupt is generated (INT pin low) the INT output becomes active (INT pin high) again after t_{INTTO} .

If two interrupt cases occur after each other and the SPI read (with read-only) is done after the second interrupt case, both interrupt bits are cleared. Although the interrupt bits for both interrupt cases are cleared the second interrupt will be issued by INT pin Low. This can lead to an interrupt where all interrupt bits are read as "0".



11.5 Electrical Characteristics

 $V_{\rm S}$ = 5.5 V to 28 V; T_j = -40 °C to +150 °C; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin unless otherwise specified.

Pos.	Parameter	Symbol	Limit V	alues		Unit	Test Condition
			Min.	Тур.	Max.		
Interrup	ot output; Pin INT	*		*			
11.5.1	Interrupt delay Time-out	t_{INTTO}	5.4	6	6.6	ms	_
11.5.2	INT pulse width	t_{INT}	10	_	_	μs	1)
11.5.3	INT Low Output Voltage	V_{INTOL}	_	0.2	0.4	V	$I_{\rm INT}$ = 1 mA
11.5.4	INT High Output Voltage	V_{INTOH}	$V_{\rm CC1\mu C}$	_	V _{CC1μC} + 0.3 V	V	I _{INT} = -20μA
11.5.5	INT Pull-up Resistor	R_{INT}	10	20	40	kΩ	V_{INT} = 0 V
Configu	ration select; Pin INT						
11.5.6	INT Config LOW input voltage	V_{CFGLO}	0.3 x $V_{\text{cc1}\mu\text{C}}$	_	_	V	_
11.5.7	INT Config HIGH input voltage	V_{CFGHI}	_	_	$0.7~\mathrm{x}$ $V_{\mathrm{cc1}\mu\mathrm{C}}$	V	_
11.5.8	INT Config pull down	R_{CFG}	_	250	_	kΩ	_

¹⁾ Not subject to production test, specified by design.



12 Limp Home

12.1 Description

12.2 Limp Home output

The Limp Home output is an active LOW open drain transistor, please refer to **Figure 27**; therefore, it is necessary to connect at least an external pull-up resistor at.

The Limp Home output is activated due to a failure condition or via SPI, see **Chapter 12.3**. If V_s is below V_{LHUV} , the Limp Home cannot be activated and remains as a high impedance.




Figure 27 Limp Home block diagram

12.2.1 Test Pin

The Test pin is used to set the SBC chip into SBC Software Development Mode. When the Test pin is connected to GND, the SBC starts in SBC Software Development Mode. When the pin is left open, or connected to $V_{\rm S}$ the SBC starts into normal operation. Please refer to **Figure 3**. The Test pin has an integrated pull-up resistor (switched ON only during SBC Init Mode) to prevent the SBC device from starting in SBC Software Development Mode during normal life of the vehicle, as for example when the battery has been disconnected. To avoid disturbance, the Test pin is monitored during the Init Mode (from the time $V_{\rm S} > V_{\rm UVON}$ until Init Mode is left). If the pin is low for the Init Mode time, Software Development Mode is reached. The mode is stored during the complete time where $V_{\rm S}$ is above $V_{\rm UVOFF}$. It means to leave Software Development Mode, the SBC must go back to SBC OFF mode.



12.3 Activation of the Limp Home Output

The reason to activate the Limp Home pins and the consequences are listed in Table 10 and Table 11.

Table 10 Limp Home, Function of the SBC Mode

SBC Mode	Limp Home	Limp Home Outputs						
INIT Mode	OFF							
Normal Mode	OFF	ON via SPI	ON if it was ON until the successful Watchdog setting and deactivation via SPI.					
Stop Mode	Unchanged							
Sleep Mode	Unchanged							
Restart Mode	Unchanged							
Fail-Safe Mode	ON							
SW Flash Mode	Unchanged							

Table 11 Automatic Activation of Limp Home Output

SBC Mode	Reason				
INIT Mode	INIT time-out (t _{INITTO})				
Normal Mode	1st Watchdog failure (config 1/2)				
	2nd Watchdog failure (config 3/4)				
Restart Mode	Reset output permanent short circuit to V _{cc1µC}				
	Reset output permanent short circuit to GND				
	$V_{ m cc1\mu C}$ undervoltage time-out				
Any mode	If previously turned ON in SBC Normal Mode, via SPI command				
	$V_{ m cc1\mu C}$ thermal shutdown				

12.4 Release of the Limp Home Output

When Limp Home is activated via SPI command, then it is released via SPI command. This is useful for diagnosis purpose for example.

Otherwise, the Limp Home outputs are released only in SBC Normal Mode with the following conditions: After the device has been set to SBC Restart Mode, automatically entering SBC Normal Mode, a successful Watchdog trigger must be sent via SPI. At this point, the Limp Home outputs remain active. Then the microcontroller needs to send by SPI command the deactivation of the Limp Home.

12.5 $V_{\text{cc1}\mu\text{C}}$ undervoltage time-out

A $V_{\rm cc1uC}$ undervoltage time-out condition is given, when

- 1) the $V_{\rm cc1\mu C}$ output voltage is below the reset threshold ($V_{\rm RT1}$, $V_{\rm RT2}$, $V_{\rm RT3}$),
- 2) $V_{\rm S}$ is higher then the threshold ($V_{\rm SthUV1}$, $V_{\rm SthUV2}$, $V_{\rm SthUV3}$) and
- 3) the condition is valid longer then the $V_{\rm cc1\mu C}$ under voltage time-out ($t_{\rm Vcc1UVTO}$).

A $V_{\rm cc1\mu C}$ undervoltage time-out will sent the device into Fail-Safe Mode. Limp Home output stag will be activated (for $V_{\rm s} > V_{\rm LHUV}$)

Figure 28 gives an example of the Limp Home output activation, due to a $V_{\rm cc1\mu C}$ undervoltage time-out.






Figure 28 $V_{\rm cc1\mu C}$ undervoltage time-out timing



12.6 Electrical Characteristics

 $V_{\rm S}$ = 5.5 V to 28 V; T_j = -40 °C to +150 °C; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin unless otherwise specified.

Pos.	Parameter	Symbol Limit Values				Unit	Test Condition	
			Min.	Тур.	Max.			
Limp Ho	ome;	1						
12.6.1	Watchdog edge count difference to set Limp Home activated	n_{LH}	_	1 2	-	_	With SPI set. Default Setting	
12.6.2	Limp Home low output voltage (active)	V_{LHLO}	_	0.2	0.4	V	I _{LH} = 1mA	
12.6.3	Limp Home high output current (inactive)	I_{LHHI}	0	_	2	μΑ	V _{LH} = 28V	
12.6.4	INIT Time-out	t_{INITTO}	_	256	_	ms	1)	
12.6.5	V _{cc1µC} under voltage Time-out	t _{Vcc1UVTO}	900	1024	1150	ms		
12.6.6	$V_{\rm s}$ threshold for $V_{{\rm cc1}\mu{\rm C}}$ under voltage Time-out	V_{SthUV1}	5.3	_	6.3	V	$V_{\rm RT1}$ default setting	
	($V_{\rm s}$ needs to be above, to	V_{SthUV2}	4.3	_	5.3	V	$V_{\rm RT2}$ SPI option	
	activate $V_{\rm cc1\mu C}$ under voltage Time-out)	V_{SthUV3}	4.0	_	5.0	V	V_{RT3} SPI option	
12.6.7	Threshold for Limp Home minimum $V_{\rm S}$	V_{LHUV}	4.5	_	5.5	V	-	
12.6.8	$\begin{array}{c} \text{Limp Home } V_{\mathrm{s}} \text{ voltage} \\ \text{hysteresis} \end{array}$	$V_{LHUVhys}$	-	0.2	_	V	-	
Test		1						
12.6.11	HIGH Level Input Voltage Threshold	$V_{Test,HI}$	_	_	3	V	_	
12.6.12	Input Hysteresis	$V_{Test,hys}$	100	300	700	mV	_	
12.6.13	LOW Level Input Voltage Threshold	$V_{Test,LO}$	1	_	_	V	_	
12.6.14	Pull-up Resistor	R_{Test}	20	40	80	kΩ	$V_{\text{LH_PL/Test}} = 0V$ SBC Init Mode	

¹⁾ Not subject to production test, specified by design.

Configuration Select

13 Configuration Select

13.1 Configuration select

The Configuration select is used to set the device for two different SBC behaviors; please refer to Chapter 4.2.1 for detailed information. Depending on the requirements of the application, the $V_{\rm cc1\mu C}$ is switched off and the device goes to Fail-Safe Mode in case of watchdog fail (1 or 2 fail) or reset clamped. To turn $V_{\rm cc1\mu C}$ OFF (Config 2/4), the INT pin is not connected to a pull up resistor externally. In case the $V_{\rm cc1\mu C}$ is not switched off (Config 1/3) the INT pin is connected to $V_{\rm cc1\mu C}$ with a pull up resistor. The configuration is only read during Init Mode, after that the configuration is stored.

13.2 Config Hardware Descriptions

In Init Mode before the RO pin goes high the INT pin is pulled to low with a weak pull down resistor $R_{\rm CFG}$, the pull up resistor $R_{\rm INT}$ is switched off. When $V_{\rm cc1\mu C}$ is high, above the reset threshold $V_{\rm RT1}$ and before the RO pin goes high the level on the INT pin is monitored to select the configuration. With RO going high in Init Mode the pull up resistor $R_{\rm INT}$ is switched on.

Figure 29 gives the electrical equivalents to the configuration function of the INT pin.




Figure 29 Config Logic Diagram

Electrical characteristics are listed in chapter Chapter 11.5

14 Serial Peripheral Interface

14.1 SPI Description

The 16-bit wide Control Input Word is read via the data input SDI, which is synchronized with the clock input CLK supplied by the microcontroller. The output word appears synchronously at the data output SDO (see Figure 30).

The transmission cycle begins when the chip is selected by the input CSN (Chip Select Not), LOW active. After the CSN input returns from LOW to HIGH, the word that has been read in becomes the new control word. The SDO output switches to tri-state status (high impedance) at this point, thereby releasing the SDO bus for other use.

The state of SDI is shifted into the input register with every falling edge on CLK. The state of SDO is shifted out of the output register after every rising edge on CLK. The number of received input clocks is supervised by a modulo-16 operation and the Input / Control Word is discarded in case of a mismatch. This error is flagged in the following SPI output by a "HIGH" at the data output (SDO pin, bit FO) before the first rising edge of the clock is received. The SPI of the SBC is not daisy chain capable.




Figure 30 SPI Data Transfer Timing

14.2 Corrupted data in the SPI data input

When the microcontroller send a wrong SPI command to the SBC, the SBC ignores the information. Wrong SPI command can be either a number of bits different of 16, the mode selection (MS2..0) = 000 or requesting to go to an SBC mode which is not allowed by the state machine, for example from SBC Stop Mode to SBC SW Flash Mode. In that case, an interrupt is generated (if not inhibited) and the bit SPI Fail is set. Since the SPI data is corrupted, the next SPI output data will remain the former one (the information is then repeated).



14.3 SPI Input Data




Figure 31 16-Bit SPI Input Data / Control Word



14.4 SPI Output Data




Figure 32 16-bit SPI Output Data / Control Word

14.5 SPI Data Encoding

14.5.1 WD Refresh bit / WK state

The WD Refresh bit is used to trigger the Watchdog. The first trigger should be a I, and then a θ . For more details, please refer to **Chapter 10.2**.

The WK state bit gives the voltage level at the WK pin. A I indicates a high level, a θ a low level.



14.5.2 SBC Configuration Setting and Read Out

14.5.2.1 Mode selection bits and configuration select

Table 12 lists the encoding of the possible SBC mode. Except SBC Restart and Init Mode which are most of time entered automatically, all others SBC mode are accessible on request of the microcontroller. The microcontroller should send the correct mode selection bits to set the SBC in the respective mode. The output indicates the SBC mode where the SBC currently is or was, depending on the situation.

Table 12 Mode Selection Bits

MS2	MS1	MS0	Data Input	Data Output
0	0	0	Not valid (the complete SPI word is ignored)	Show the device was in Init previous SPI data
0	0	1	Set the SBC to SBC Restart Mode.	Show the device was in Restart previous SPI
			(In SW Flash mode only)	data
0	1	0	Set the SBC to Software Flash Mode	Show the device is SBC Software Flash Mode
0	1	1	Set the SBC to SBC Normal Mode	Show the device is in SBC Normal Mode
1	0	0	Set the SBC to SBC Sleep Mode	Show the device was in SBC Sleep Mode
1	0	1	Set the SBC to SBC Stop Mode	Show the device is in SBC Stop Mode
1	1	0	Set the SBC to SBC Fail-Safe Mode	Show the device was in SBC Fail-Safe Mode
			(In SBC Software Development mode only)	
1	1	1	Set the SBC to Read Only SPI access. The	Reserved
			configuration register needs to be selected.	
			The SPI information on SDO is provided in	
			the same SPI frame. No write access is	
			done in this mode.	
			Bit 15 (Watchdog) has to be served	
			correctly.	

Table 13 lists the eight possible configuration selection. Some are related to event or state of the different part of the SBC, others are used to configure the SBC in the application specific set up.

Table 13 Configuration Select Encoder (for Data Input and Output)

CS2	CS1	CS0	Configuration Register Select
0	0	0	Wake Register Interrupt
0	0	1	SBC Failure Interrupt
0	1	0	Communication Failure Interrupt
0	1	1	Reserved
1	0	0	SBC Configuration Register
1	0	1	Communication Setup Register
1	1	0	Watchdog Configuration Register
1	1	1	Limp Home / Diagnosis Register



14.5.2.2 Interrupt Register Encoder

Table 14 lists all interrupts the SBC can generates. The microcontroller should read the correct register to release the INT pin. By default, all interrupt sources are enabled. The microcontroller can decide to inhibit a specific interrupt source.

Table 14 Interrupt Register encoder 1)

CS	Bit Name	Default Value (INPUT)	Default Value (OUT)	Data Input	Data Output				
Confi	Configuration select 000 (Wake register interrupt)								
000	WK CAN	1	0	Interrupt enabled (1) disabled (0) for wake event on CAN	Wake on CAN (1)				
	WK 1 WK pin WK 0 WK pin		00	Interrupt enabled (1) disabled (0) for wake pin event. 00 No interrupt 10 Interrupt for a LOW to HIGH transition on WK 01 Interrupt for HIGH to LOW transition on WK 11 Interrupt for both HIGH to LOW and LOW to HIGH on WK	Wake on WK pin 00 No wake 10 Interrupt for a LOW to HIGH transition on WK 01 Interrupt for HIGH to LOW transition on WK 11 Interrupt for both HIGH to LOW and LOW to HIGH on WK				
	Cyclic WK	n.a	0	n.a	Cyclic WK (1)				
	INT	n.a	0	n.a	Indicates that there is a status bit or uncleared event in configuration select 001 and/or 010. If set read the two register				



Table 14 Interrupt Register encoder (cont'd)¹⁾

cs	Bit Name	Default Value (INPUT)	Default Value (OUT)	Data Input	Data Output
Confi	guration select 0	01 (SBC F	ailure inte	rrupt)	
001	OTP_V _{cc1µC}	OTP_V _{cc1µC} 1		Interrupt enabled (1) disabled (0) for temperature pre-warning	V _{cc1µC} temperature pre warning (1)
	OT_HSCAN	1	0	Interrupt enabled (1) disabled (0) for temperature shutdown	HS CAN temperature shutdown (1)
	OT_V _{cc2}	1	0	Interrupt enabled (1) disabled (0) for temperature shutdown	V _{cc2} temperature shutdown (1)
	UV_V _{cc3}	1	0	Interrupt enabled (1) disabled (0) for undervoltage detection or due to back to normal voltage	Undervoltage detection on Vcc3 (1)
	SPI Fail	1	0	Interrupt enabled (1) disabled (0) for SPI corrupted data.	SPI input corrupted data (1)
	Reset	1	0	Interrupt enabled (1) disabled (0) for reset information (only in SBC Software Development Mode)	Reset (1) (only in SBC Software Development Mode)
	Wrong WD set	1	0	Interrupt enabled (1) disabled (0) for incorrect Watchdog setting	Incorrect WD programming for data output
	UV $V_{\rm cc2}$	1	0	Interrupt enabled (1) disabled (0) for undervoltage detection at $V_{\rm cc2}$	Under voltage detected at V _{cc2}
	$I_{\rm CC3} > I_{\rm CC3max}$	1	0	Interrupt enable (1) disabled (0) for over current at $V_{\rm cc3}$	Over current detected at V _{cc3}
Confi	guration select 0	10 (Comm	unication	failure interrupt)	·
010	CAN failure 1 CAN failure 0	n.a 1	0	Interrupt enabled (1) disabled (0) for CAN failure	CAN failure Refer to Table 15
	CAN Bus 1 0		Interrupt enabled (1) disabled (0) for CAN bus failure	CAN bus failure detected (1)	

¹⁾ A value of 0 will set the SBC into the opposite state.



14.5.2.3 CAN failure encoder

Table 15 describes the encoding of the possible internal CAN failures.

Table 15 CAN Failure Encoder

CAN 1 Failure	CAN 0 Failure	Fault
0	0	No failure
0	1	TxD shorted to GND or bus dominant clamped
1	0	RxD shorted to $V_{\rm cc}$
1	1	TxD shorted to RxD

14.5.2.4 Configuration encoder

Table 16 lists the configuration register of the SBC. The microcontroller can change the settings. If no settings are changed the default values are used. The current value can be read on the SPI Data Out.

Table 16 Configuration Encoder

Configuration Select	Bit Name	Default Value (INPUT)	Default Value (OUT)	State
Configuration	select 100 (SBC C	onfigurat	ion Regist	ter)
100	RT10	01	01	Reset threshold setting. Please refer to Table 17
	Reset delay	1	1	Long reset window
	$V_{ m cc3}$ ON /OFF	0	0	$V_{ m cc3}$ is activated (1)
	WK pin ON / OFF	1	1	The wake pin will wake the SBC
	$V_{ m cc2}$ On / Off	0	0	$V_{ m cc2}$ is activated (1)
	LH ON / OFF	0	0	Limp Home output state. Activated (1) when entry condition is met.
	Cyclic WK On / Off	0	0	Activation (1) of the cyclic wake
	WD to LH	1	1	Watchdog failure to Limp Home active. 0 = only one Watchdog failure brings to Limp Home activated. 1 = two consecutive Watchdog failures bring to Limp Home activated.



Table 16 Configuration Encoder

Configuration Select	Bit Name	Default Value (INPUT)	Default Value (OUT)	State
Configuration	select 101 (SBC o	ommunica	ation set u	ıp register)
	CAN 1.0	00	00	The CAN cell is in: 00 = CAN OFF 01 = CAN is Wake Capable 10 = CAN Receive Only Mode 11 = CAN Normal Mode
Configuration	select 110 (SBC V	Vatchdog	register)	
110	Ti. Out / Win.	1	1	Time-out Watchdog is activated
	Set to 1	1	1	Bit is reserved and fix set to "1". Set to 1 in SW.
	WD ON / OFF	1	1	Watchdog is activated
	CHK SUM	1	1	Check sum of the bit 136 In case the CHK SUM is wrong, the device remains in previous valid state. CHKSUM = Bit13 \oplus \oplus Bit6
Configuration	select 111 (Limp	Home / Dia	agnosis re	gister)
111	-			Reserved for input For output, refer to Table 19, Table 20 and Table 21

14.5.2.5 Reset encoder

Table 17 lists the three possible reset thresholds. Please also refer to **Chapter 10.3** to get the exact voltage threshold.

Table 17 Reset Encoder

RT1	RT0	Threshold Selected		
0	0	Not Valid. Device remains at previous threshold		
0	1	VRT1 (default setting at SBC Init),		
1	0	VRT2		
1	1	VRT3		

14.5.2.6 SBC Watchdog encoder

Table 18 list the 32 possible watchdog timer.

Table 18 Watchdog Encoder

Bit 106	Decimal	calculation (ms)	Timer (ms)
00000	0	(n+1) × 16	16
00001	1	n = decimal value of setting	32
00010	2		48
01111	15		256 (default setting)



Table 18 Watchdog Encoder

Bit 106	Decimal	calculation (ms)	Timer (ms)
10000	16	n × 48 - 464	304
10001	17		352
11110	30		976
11111	31		1024

14.5.3 SBC Diagnostic encoder

The SBC offers diagnostics information. The encoding of the different possible failures are listed in the following table. The description apply only to data output.

14.5.3.1 Reason for restart and reset

Reason for reset, without activation of the Limp Home and the way it is encoded are summed up in **Table 19**. The bits are cleared by reading the register with Read-Only command. When coming from Sleep Mode or Fail Safe Mode the bits are cleared.

Table 19 Reason to Enter SBC Restart Mode without Limp HomeLimp Home activation

RM1	RM0	Cause for entering SBC Restart Mode
0	0	No reset has occurred or Limp Home activated
0	1	Undervoltage on $V_{\rm cc1\mu C}$
1	0	First Watchdog failure (config 3 and 4) or no acknowledge of the Cyclic Wake-up
1	1	SPI command in SBC Software Flash Mode or reset low from outside



14.5.3.2 Limp Home failure encoder

Table 20 describes the encoding of all possible reason to activate automatically the Limp Home output. Bits are set back to "000" when switching Limp Home off via SPI.

Table 20 Limp Home Failure Diagnosis

LH1	LH0	Failure ¹⁾
0	0	No failure
0	1	$V_{ m cc1\mu C}$ undervoltage Time-out
1	0	One Watchdog failure (config 1 and 2)
1	1	Two consecutive Watchdog failures (config 3 and 4)
0	0	INIT Mode Time-out
0	1	Temperature shutdown at $V_{ m cc1\mu C}$
1	0	Reset clamped
1	1	Reserved
	DH1 0 0 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 1 1 1 0 1 0 0 0 0 0 1

14.5.3.3 Test pin and failure to Limp Home configuration read out

The SBC allows to read the hardware setting of the configuration that is done via the INT pin, as well as the test pin and the WD to LH bit. **Table 21** describes the encoding of these informations.

Table 21 Test pin and SBC Configuration

Test2	Test1	Test0	Test Read Out ¹⁾
0	0	0	$V_{ m cc1\mu C}$ remains ON in SBC Restart Mode after one Watchdog failure (config 1)
0	0	1	$V_{ m cc1\mu C}$ is OFF in SBC Fail-Safe Mode after one Watchdog failure (config 2)
0	1	0	$V_{ m cc1\mu C}$ remains ON in SBC Restart Mode after two Watchdog failures (config 3)
0	1	1	$V_{ m cc1\mu C}$ is OFF in SBC Fail-Safe Mode after two Watchdog failures (config 4)
1	0	0	Software Development Mode. In case of watchdog failure $V_{\rm cc1\mu C}$ remains ON, no reset is generated and Restart Mode or Fail-Safe Mode are not entered.
1	0	1	Software Development Mode. In case of watchdog failure $V_{\rm cc1\mu C}$ remains ON, no reset is generated and Restart Mode or Fail-Safe Mode are not entered.
1	1	0	Software Development Mode. In case of watchdog failure $V_{\rm cc1\mu C}$ remains ON, no reset is generated and Restart Mode or Fail-Safe Mode are not entered.
1	1	1	Software Development Mode. In case of watchdog failure $V_{\rm cc1\mu C}$ remains ON, no reset is generated and Restart Mode or Fail-Safe Mode are not entered.

¹⁾ Refer also to Chapter 4.2.1



14.6 SPI Output Data

14.6.1 First SPI output data

Since the SPI output data is sent when the SBC is receiving data, the output data are dependent of the previous SPI command, if no Read Only command is used. Under some conditions there is no "previous command". Table 22 gives the first SPI output data that is sent to the microcontroller when entering SBC Normal Mode, depending on the mode where the SBC was before receiving the first SPI command.

Table 22 First SPI output data frame

Previous SBC mode	Mode selection bits (MS20)	Configuration select (CS 20)
Sleep mode	Sleep mode	Wake Register interrupt ¹⁾
Fail-Safe mode	Fail-Safe mode	Limp Home register ¹⁾
Restart mode when failure and config 1 / 3	Restart mode	Limp Home register ¹⁾
Restart mode when microcontroller has sent to Restart mode	Restart mode	SBC Configuration Register
SBC Init mode	Init mode	SBC Configuration Register

¹⁾ This does not clear the bits. It will be reset when the microcontroller requests the read out



14.6.2 Read Only command

In the Mode Selection Bits a Read Only can be selected. The Read Only access clears the INT bits that are selected in the Configuration Select (some interrupt bits show a state, and can not be cleared with a SPI read). With this SPI command no write access is done to the SBC, and the mode of the SBC is not changed. The watchdog can also be triggered with a Read Only command.

The Read Only command delivers the information requested with the Configuration Select in the same SPI command on the SDO pin. As all other SPI commands deliver the requested information with the next SPI command.

Figure 33 shows an example of a Read Only access. The bits are shown with LSB first, on the left side in difference to the register description.




Figure 33 Read Only Command

Figure 34 shows an example of an SPI write access in normal mode for comparison. The requested information is sent out with the next SPI command.




Figure 34 Write Command



14.7 Electrical Characteristics

 $V_{\rm S}$ = 5.5 V to 28 V; T_j = -40 °C to +150 °C; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Pos.	Parameter	Symbol	Limit Values			Unit	Test Condition	
			Min.	lin. Typ. Max.				
SPI Inter	rface; Logic Inputs SDI, CL	K and CS	SN					
14.7.1	H-input Voltage Threshold	V_{IH}	_	_	$V_{\rm CC1\mu C}$	V	-	
14.7.2	L-input Voltage Threshold	V_{IL}	$V_{\rm CC1\mu C}$	_	_	V	-	
14.7.3	Hysteresis of input Voltage	V_{IHY}	·	0.12 x $V_{\text{CC1}\mu\text{C}}$		V	_1)	
14.7.4	Pull-up Resistance at pin CSN	R_{ICSN}	20	40	80	kΩ	$V_{\rm CSN}$ = 0.7 × $V_{\rm CC1\mu C}$	
14.7.5	Pull-down Resistance at pin SDI and CLK	$R_{ICLK/SDI}$	20	40	80	kΩ	$V_{\rm SDI/CLK} = 0.2 \times V_{\rm CC1\mu C}$	
14.7.6	Input Capacitance at pin CSN, SDI or CLK	C_{I}	_	10	-	pF	-1)	
Logic O	utput SDO	I	1	1	1	-1		
14.7.7	H-output Voltage Level	V_{SDOH}	V _{CC1μC} - 0.4	V _{CC1μC} - 0.2	_	V	$I_{\rm DOH}$ = -1.6 mA	
14.7.8	L-output Voltage Level	V_{SDOL}	_	0.2	0.4	V	$I_{\rm DOL}$ = 1.6 mA	
14.7.9	Tri-state Leakage Current	I_{SDOLK}	-10	_	10	μΑ	$\begin{split} V_{\mathrm{CSN}} &= V_{\mathrm{CC1}\mu\mathrm{C}};\\ 0 \ \mathrm{V} &< V_{\mathrm{DO}} < V_{\mathrm{CC1}} \end{split}$	
14.7.10	Tri-state Input Capacitance	C_{SDO}	_	10	15	pF	1)	
Data Inp	out Timing ¹⁾							
14.7.11	Clock Period	t_{pCLK}	250	_	_	ns	-	
14.7.12	Clock High Time	t_{CLKH}	125	_	_	ns	-	
14.7.13	Clock Low Time	t_{CLKL}	125	_	_	ns	-	
14.7.14	Clock Low before CSN Low	t_{bef}	125	_	_	ns	_	
14.7.15	CSN Setup Time	t_{lead}	250	_	_	ns	_	
14.7.16	CLK Setup Time	t_{lag}	250	_	_	ns	_	
14.7.17	Clock Low after CSN High	t_{beh}	125	_	_	ns	_	
14.7.18	SDI Set-up Time	$t_{\sf DISU}$	100	_	_	ns	_	
14.7.19	SDI Hold Time	$t_{\sf DIHO}$	50	_	_	ns		



14.7 Electrical Characteristics (cont'd)

 $V_{\rm S}$ = 5.5 V to 28 V; T_j = -40 °C to +150 °C; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Pos.	Parameter	Symbol	Limit Values			Unit	Test Condition
			Min.	Тур.	Max.		
14.7.20	Input Signal Rise Time at pin SDI, CLK and CSN	t_{rIN}	_	_	50	ns	_
14.7.21	Input Signal Fall Time at pin SDI, CLK and CSN	t_{fIN}	_	_	50	ns	_
14.7.22	Delay Time for Mode Change from Normal Mode to Sleep Mode	t_{fIN}	_	_	10	μs	-
14.7.23	CSN High Time $t_{\text{CSN(high)}}$		10	_	_	μs	-
Data Ou	tput Timing 1)						
14.7.24	SDO Rise Time	t_{rSDO}	_	30	80	ns	C _L = 100 pF
14.7.25	SDO Fall Time	t_{fSDO}	-	30	80	ns	C _L = 100 pF
14.7.26	SDO Enable Time	$t_{\sf ENSDO}$	-	_	50	ns	low impedance
14.7.27			-	_	50	ns	high impedance
14.7.28	SDO Valid Time	t_{VASDO}	_	_	60	ns	C _L = 100 pF

¹⁾ Not subject to production test; specified by design




Figure 35 SPI Timing Diagram

Note: Numbers in drawing correlate to the last 2 digits of the Pos. number in the Electrical Characteristics table.

15 Application Information

Note: The following information is given only as a hint for the implementation of the device and should not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 36 Application Example for a Body Controller Module



Note: This is a very simplified example of an application circuit and bill of material. The function must be verified in the actual application.

Table 23 Bills of material

Ref.	Option	Vendor	Value	Purpose	
Capaci	tance			,	
C1	Y Kemet		68μF optional depending on application	Cut off battery spike	
C2	Υ		100nF	EMC	
C3	N	Murata	10μF ceramic cap low ESR	Stability of the $V_{\rm CC3}$	
C7	Υ		22nF 50V	EMC	
C8	Υ		47nF OEM dependent	Improve SPLIT pin stability	
C9	Y		10μF	Buffer of the $V_{\rm CC1\mu C}$ depending on load. ($\mu \rm C$)	
C10	N		100nF	Stability of the $V_{\rm CC1\mu C}$	
C11	N		10µF CAN transceiver dependent	Buffering of the $V_{\rm CC2}$ for CAN Transceiver	
C12	Υ		100nF	Improve stability of the logic	
C13	Υ		100nF	Improve stability of the logic	
C14	Υ		100nF	Improve stability of the logic	
Resista	ance	•			
R1	N		220mΩ	$V_{\rm CC3}$ current measurement for $I_{\rm CC3}$ 400mA max	
R5	Υ		1kΩ	Wetting current of the switch	
R7	Υ		60Ω / OEM dependent	CAN bus termination	
R8	Υ		60Ω / OEM dependent	CAN bus termination	
R9	Υ		10kΩ	Limit the WK pin current in ISO pulses	
R10	Υ		500Ω	Insulation of the VDD supply	
R12	Y		47kΩ	Set config 1/3. If not connected config 2/4 is selected	



Table 23 Bills of material

Ref.	Option	Vendor	Value	Purpose
Active	compone	nts		,
T1	N	ON Semi	MJD253	Power element of $V_{\rm CC3}$
		Infineon	BCP52-16	Alternative power element of $V_{\rm CC3,}$ current limit to be adapted R1 to be changed.
T2	N	Infineon	BCR191W	High active Limp Home
D1	N	Infineon	BAS 3010A	Reverse polarity protection
μC	N	Infineon	XC2xxx	micro-controller
IC1	Υ	Infineon	SPOC - BTS5672E	high side switches
IC2	Υ	Infineon	TLE 6254-3G	Low speed CAN
IC3	Υ	Infineon	TLE 6251DS	High speed CAN

15.1 ZthJA Curve




Figure 37 ZthJA Curve, Function of Cooling Area




Figure 38 Board Set-up

Board set-up is done according to JESD 51-3, single layer FR4 PCB 70 µm.



15.2 Hints for SBC Factory Flash Mode

The mode is used during production of the module to flash the μ C. The idea is that the μ C is not supplied from the SBC but from an external 5V power supply. The reset of the μ C that is connected to the RO pin of the SBC can be driven from an external source and the SBC does not give a reset signal. Also no interrupt at the pin INT and no signal on the SPI SDO pin is generated by the SBC. The SPI pins can be driven externally.

The mode is reached by applying 5V to the $V_{\rm CC1\mu C}$ pin and no voltage to the Vs pin. The Vs pin will show a voltage of about 4.5V because of the internal diode from $V_{\rm CC1\mu C}$ to $V_{\rm s}$. The current drawn at Vs must not exceed the maximum rating of $I_{\rm vs,max}$ = -500mA. The function is designed for ambient temperature.

In case the $V_{\rm s}$ was supplied before going to FF Mode, the voltage on pin $V_{\rm s}$ must be set below 3 V before applying 5V to $V_{\rm CC1\mu C}$ (discharging the C)




Figure 39 Application Hint for Factor Flash Mode



Table 24 PIN in Factory Flash Mode

Pin	Level	Comment
Vs	typ. 4.5V	Voltage output from SBC. No voltage applied from
		external.
Vcc1µC	5V ± 2%	To be applied from external
RO	Pull-up resistor	Can be driven from external
INT	Pull-up resistor	Can be driven from external if required
LH	High impedance	Can be driven from external if required
SDO	High impedance	Can be driven from external if required
CLK, SDI	Pull-down resistor	Can be driven from external if required
CSN	Pull-up resistor	Can be driven from external if required
TxDCAN, TxDLIN1,	Pull-up resistor	Can be driven from external if required
TxDLIN2, TxDLIN3		
RxDCAN, RxDLIN1,	High impedance	Can be driven from external if required
RxDLIN2, RxDLIN3		

15.3 ESD Tests

Tests for ESD robustness according to IEC61000-4-2 "gun test" (150pF, 330 Ω) have been performed. The results and test condition is available in a test report. The values for the test are listed in **Table 25** below.

Table 25 ESD "Gun test"

Performed Test	Result	Unit	Remarks
ESD at pin CANH, CANL, BUSx, Vs versus GND	> 8	kV	positive pulse ¹⁾
ESD at pin CANH, CANL, BUSx, Vs versus GND	< -8	kV	negative pulse

ESD susceptibility "ESD GUN" contact discharge (R=3300hm C=150pF) (DIN EN 61000-4-2) tested according LIN EMC 1.3 Test Specification and ICT EMC Evaluation of CAN Transceiver. Tested by external test house (IBEE Zwickau, EMC Test report Nr. 06-02-09a)



Package Outline

16 Package Outline




Figure 40 PG-DSO-36-38 (Leadframe A6901-003);)

Note: For the SBC product family the package PG-DSO-36-38 with the leadframe A6901-C003 is used.

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations, the Universal System Basis Chip is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For information about packages and types of packing, refer to the Infineon Internet Page "Products": http://www.infineon.com/products.

Dimensions in mm



Revision History

17 Revision History

Version	Date	Parameter	Changes
1.0			First Rev. after Preliminary Data Sheet

Edition 2009-03-31

Published by Infineon Technologies AG 81726 Munich, Germany © 2009 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.