34.0-37.0 GHz GaAs MMIC Power Amplifier

February 2010 - Rev 16-Feb-10

XP1072-BD

Features

- Ka-Band 4W Power Amplifier
- 22.0 Small Signal Gain
- +35.0 dBm Pulsed Saturated Output Power
- 25% Power Added Efficiency (PAE %)
- 100% On-Wafer RF, DC and Output Power Testing
- 100% Visual Inspection to MIL-STD-883 Method 2010

General Description

Mimix Broadband's four stage 34.0-37.0 GHz GaAs MMIC power amplifier has a small signal gain of 22.0 dB with nearly a 4W saturated output power. This MMIC uses Mimix Broadband's GaAs PHEMT device model technology, and is based upon electron beam lithography to ensure high repeatability and uniformity. The chip has surface passivation to protect and provide a rugged part with backside via holes and gold metallization to allow either a conductive epoxy or eutectic solder die attach process. This device is well suited for Millimeter-wave Military, Radar, Satellite and Weather applications.

Chip Device Layout



Absolute Maximum Ratings

Supply Voltage (Vd)	+6.0 VDC[2]
Supply Current (Id1,2,3,4)	200,400,800,1600 mA
Gate Bias Voltage (Vg)	+0.3 VDC
Input Power (Pin)	TBD
Storage Temperature (Tstg)	-65 to +165 °C
Operating Temperature (Ta)	-55 to +85 °C
Channel Temperature (Tch)[1]	175 °C

(1) Channel temperature affects a device's MTTF. It is recommended to keep channel temperature as low as possible for maximum life.
(2) Under pulsed bias conditions, under CW Psat conditions further reduction in max supply voltage (~0.5V) is recommended.

Electrical Characteristics (Ambient Temperature T=25°C)

Parameter	Units	Min.	Typ.	Max.
Frequency Range (f)	GHz	34.0	-	37.0
Input Return Loss (S11)	dB	-	8.0	-
Output Return Loss (S22)	dB	-	6.0	-
Small Signal Gain (S21)[2]	dB	-	22.0	-
Gain Flatness (ΔS21)	dB	-	+/-2.0	-
Reverse Isolation (S12)	dB	-	50.0	-
Saturated Output Power Pulsed (P_{SAT})[2]	dBm	-	+35.0	-
Drain Bias Voltage (Vd1,2,3,4)	VDC	-	+5.5	+5.8
Gate Bias Voltage (Vg1,2,3,4)	VDC	-1.2	-0.7	0.0
Supply Current (Id1) (Vd=5.5V, Vg=-0.7V)	mA	-	160	175
Supply Current (Id2) (Vd=5.5V, Vg=-0.7V)	mA	-	320	355
Supply Current (Id3) (Vd=5.5V, Vg=-0.7V)	mA	-	640	710
Supply Current (Id4) (Vd=5.5V, Vg=-0.7V)	mA	-	1280	1420

(2) Measured on wafer pulsed.

Pulsed Power Amplifier Measurements (On-Wafer[1])













Note [1] Measurements – On-Wafer S-Parameters have been taken using reduced bias conditions as shown. Measurements are referenced 150 um in from RF In/Out pad edge. For optimum performance Mimix T-pad transition and tuned output matching network is recommended. For additional information see the Mimix "T-Pad Transition" application note. Contact technical sales for output matching network information.

Pulsed Power Amplifier Measurements (On-Wafer[1]) (cont.)









Note [1] Measurements – On-Wafer Gain and Output Power data has been taken using bias conditions as shown and 8us pulse width, 2.5 KHz pulse repitition frequency. Measurements are referenced 150 um in from RF In/Out pad edge. For optimum performance Mimix T-pad transition and tuned output matching network is recommended. For additional information see the Mimix "T-Pad Transition" application note. Contact technical sales for output matching network information.

S-Parameters (On-Wafer[1])

Typcial S-Parameter Data for XP1072-BD
Vd=5.5 V, Id=1831 mA

Frequency (GHz)	S11 (Mag)	S11 (Ang)	S21 (Mag)	S21 (Ang)	S12 (Mag)	S12 (Ang)	S22 (Mag)	S22 (Ang)
25.0	0.825	-3.56	0.0489	-100.65	0.0006	103.78	0.982	165.27
26.0	0.839	-21.56	0.0480	-104.23	0.0011	-148.34	0.972	159.36
27.0	0.856	-38.93	0.0998	-80.73	0.0020	173.19	0.954	151.62
28.0	0.872	-54.54	0.4011	-105.14	0.0030	136.57	0.913	140.75
29.0	0.890	-70.39	1.2700	-169.84	0.0030	92.94	0.794	125.76
30.0	0.874	-85.39	2.2705	116.86	0.0037	81.11	0.653	111.87
31.0	0.864	-99.79	3.8819	51.80	0.0040	70.63	0.477	82.39
32.0	0.804	-112.50	6.4141	-17.41	0.0063	13.80	0.289	22.31
33.0	0.770	-128.33	9.7419	-94.15	0.0048	-33.03	0.343	-70.02
34.0	0.663	-148.28	13.1006	-172.61	0.0028	-62.09	0.486	-117.10
35.0	0.464	-171.58	16.8032	106.19	0.0025	-56.05	0.525	-146.40
36.0	0.356	152.01	21.9198	17.01	0.0043	-103.02	0.424	-176.56
37.0	0.246	48.05	21.2382	-85.24	0.0032	-146.40	0.082	-167.70
38.0	0.356	-5.68	14.6277	172.34	0.0023	161.86	0.391	-81.07
39.0	0.528	-21.17	7.8268	77.84	0.0012	-138.98	0.685	-98.56
40.0	0.740	-35.51	3.5500	-5.67	0.0012	134.06	0.837	-114.36
41.0	0.959	-50.41	1.4392	-81.85	0.0005	111.45	0.915	-125.89
42.0	0.998	-66.18	0.5196	-144.76	0.0006	-33.09	0.947	-132.96
43.0	0.999	-77.71	0.1973	164.22	0.0010	-134.04	0.971	-138.72
44.0	0.999	-86.34	0.0801	118.15	0.0008	138.07	0.994	-142.65
45.0	0.999	-93.08	0.0305	81.76	0.0012	-148.04	0.998	-146.99

Note [1] S-Parameters – On-Wafer S-Parameters have been taken using reduced bias conditions as shown. Measurements are referenced 150 um in from RF In/Out pad edge.

Mechanical Drawing



Bond Pad #1 (RF In)
Bond Pad #2 (Vg1A)
Bond Pad #3 (Vd1A)
Bond Pad #4 (Vg2A)
Bond Pad #5 (Vd2A)
Bond Pad #6 (Vg3A)
Bond Pad #7 (Vd3A)
Bond Pad #8 (Vg4A)
Bond Pad #9 (Vd4A)
Bond Pad #10 (RFout)
Bond Pad #11 (Vd4B)
Bond Pad #12 (Vg4B)
Bond Pad #13 (Vd3B)
Bond Pad #14 (Vg3B)
Bond Pad #15 (Vd2B)
Bond Pad #16 (Vg2B)
Bond Pad #17 (Vd1B)
Bond Pad #18 (Vg1B)

(Note: Engineering designator is 35MPA1062)

Units: millimeters Bond pad dimensions are shown to center of bond pad.
Thickness: 0.110 +/- 0.010 (0.0043 +/- 0.0004), Backside is ground, Bond Pad/Backside Metallization: Gold
Most DC Bond Pads are 0.100 x 0.100 (0.004 x 0.004). All RF and Vd3,4 Bond Pads are 0.100 x 0.200 (0.004 x 0.008)
Bond pad centers are approximately 0.109 (0.004) from the edge of the chip,
Dicing tolerance: +/- 0.005 (+/- 0.0002). Approximate weight: 7.123 mg

Bias Arrangement (See App Notes [1], [2] and [3])





Layout for reference only – It is recommended to bias output stage from both sides.

App Note [1] Biasing - It is recommended to separately bias each amplifier stage Vd1 through Vd4 at Vd(1,2,3,4)=5.5V with Id1=160mA, Id2=320mA, Id3=640mA, and Id4=1280mA. Separate biasing is recommended if the amplifier is to be used in a linear application or at high levels of saturation, where gate rectification will alter the effective gate control voltage. For non-critical applications it is possible to parallel all stages and adjust the common gate voltage for a total drain current Id(total)=2400mA.



[Linear Applications] - For applications where the amplifier is being used in linear operation, where best IM3 (Third-Order Intermod) performance is required at more than 5dB below P1dB, it is also recommended to use active gate biasing to keep the drain currents constant as the RF power and temperature vary; this gives the best performance and most reproducible results. Depending on the supply voltage available and the power dissipation constraints, the bias circuit may be a single transistor or a low power operational amplifier, with a low value resistor in series with the drain supply used to sense the current. The gate voltage of the pHEMT is controlled to maintain correct drain current compensating for changes over temperature.

[Saturated Applications] - For applications where the amplifier RF output power is saturated, the optimum drain current will vary with RF drive and each amplifier stage is best operated at a constant gate voltage. Significant gate currents will flow at saturation and bias circuitry must allow for drain current growth under this condition to achieve best RF output power and power added efficiency. Additionally, if the input RF power level will vary significantly, a more negative gate voltage will result in less die heating at lower RF input drive levels where the absence of RF cooling becomes significant. Note under this bias condition, gain will then vary with RF drive.

NOTE! - For any application it is highly recommended to bias the output amplifier stage from both sides for best RF and thermal performance.

CAUTION! - Also, make sure to properly sequence the applied voltages to ensure negative gate bias (Vg1,2,3,4) is available before applying the positive drain supply (Vd1,2,3,4). Additionally, it is recommended that the device gates are protected with Silicon diodes to limit the applied voltage.

App Note [2] Bias Arrangement -
[For Individual Stage Bias] (recommended for linear/saturated applications) - Each DC pad (Vd1,2,3,4 and Vg1,2,3,4) needs to have DC bypass capacitance (100-200 pF) as close to the device as possible. Additional DC bypass capacitance (1 nF and 3.3 uF) is also recommended. All DC pads have been tied together on chip and device can be biased from either side.

[For Parallel Stage Bias] (general applications) - The same as Individual Stage Bias but all the drain or gate pad DC bypass capacitors (100-200 pF) are tied together at one point after bypass capacitance. Additional DC bypass capacitance (1 nF and 3.3 uF) is also recommended to all DC or combination (if gate or drains are tied together) of DC bias pads. All DC pads have been tied together on chip and can be biased from either side.

NOTE! In either arrangement, for most stable performance all unused DC pads must also be bypassed with at least 100-200 pf capacitance.

App Note [3] Material Stack-Up – In addition to the practical aspects of bias and bias arrangement, device base material stack-up also must be considered for best thermal performance. A well thought out thermal path solution will improve overall device reliability, RF performance and power added efficiency. The photo shows a typical high power amplifier carrier assembly. The material stack-up for this carrier is shown below. This stack-up is highly recommended for most reliable performance however, other materials (i.e. eutectic solder vs epoxy, copper tungsten/copper moly rib, etc.) can be considered/possibly used but only after careful review of material thermal properties, material availability and end application performance requirements.





MTTF Graphs

These numbers were calculated based upon accelerated life test information received from the fabricating foundry and extensive thermal modeling/ finite element analysis done at Mimix Broadband. The values shown here are only to be used as a guideline against the end application requirements and only represent reliability information under one bias condition. Ultimately bias conditions and resulting power dissipation along with the practical aspects, i.e. thermal material stack-up, attach method of die placement are the key parts in determining overall reliability for a specific application, see previous pages. If the data shown below does not meet your reliability requirements or if the bias conditions are not within your operating limits please contact technical sales for additional information.









Handling and Assembly Information

CAUTION! - Mimix Broadband MMIC Products contain gallium arsenide (GaAs) which can be hazardous to the human body and the environment. For safety, observe the following procedures:

- *Do not ingest.*
- *Do not alter the form of this product into a gas, powder, or liquid through burning, crushing, or chemical processing as these by-products are dangerous to the human body if inhaled, ingested, or swallowed.*
- *Observe government laws and company regulations when discarding this product. This product must be discarded in accordance with methods specified by applicable hazardous waste procedures.*

Life Support Policy - Mimix Broadband's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President and General Counsel of Mimix Broadband. As used herein: (1) Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. (2) A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ESD - Gallium Arsenide (GaAs) devices are susceptible to electrostatic and mechanical damage. Die are supplied in antistatic containers, which should be opened in cleanroom conditions at an appropriately grounded antistatic workstation. Devices need careful handling using correctly designed collets, vacuum pickups or, with care, sharp tweezers.

Die Attachment - GaAs Products from Mimix Broadband are 0.100 mm (0.004") thick and have vias through to the backside to enable grounding to the circuit. Microstrip substrates should be brought as close to the die as possible. The mounting surface should be clean and flat. If using conductive epoxy, recommended epoxy is Die Mat DM6030HK or an epoxy with >52 W/m ^{o}K thermal conductivity cured in a nitrogen atmosphere per manufacturer's cure schedule. Apply epoxy sparingly to avoid getting any on to the top surface of the die. An epoxy fillet should be visible around the total die periphery. For additional information please see the Mimix "Epoxy Specifications for Bare Die" application note. If eutectic mounting is preferred, then a fluxless gold-tin (AuSn) preform, approximately 0.001^{2} thick, placed between the die and the attachment surface should be used. A die bonder that utilizes a heated collet and provides scrubbing action to ensure total wetting to prevent void formation in a nitrogen atmosphere is recommended. The gold-tin eutectic (80% Au 20% Sn) has a melting point of approximately 280 ^{o}C (Note: Gold Germanium should be avoided). The work station temperature should be 310 ^{o}C +/- 10 ^{o}C. Exposure to these extreme temperatures should be kept to minimum. The collet should be heated, and the die pre-heated to avoid excessive thermal shock. Avoidance of air bridges and force impact are critical during placement.

Wire Bonding - Windows in the surface passivation above the bond pads are provided to allow wire bonding to the die's gold bond pads. The recommended wire bonding procedure uses 0.076 mm x 0.013 mm (0.003" x 0.0005") 99.99% pure gold ribbon with 0.5-2% elongation to minimize RF port bond inductance. Gold 0.025 mm (0.001") diameter wedge or ball bonds are acceptable for DC Bias connections. Aluminum wire should be avoided. Thermo-compression bonding is recommended though thermosonic bonding may be used providing the ultrasonic content of the bond is minimized. Bond force, time and ultrasonics are all critical parameters. Bonds should be made from the bond pads on the die to the package or substrate. All bonds should be as short as possible.

Ordering Information

Part Number for Ordering	Description
XP1072-BD-000V	RoHS compliant die packed in vacuum release gel paks
XP1072-BD-EV1-P	XP1072-BD pulsed evaluation module

Proper ESD procedures should be followed when handling this device.