

Rail-to-Rail, Very Fast, 2.5 V to 5.5 V, Single-Supply LVDS Comparator

AD8465

FEATURES

Fully specified rail to rail at $V_{CCI} = 2.5 \text{ V}$ to 5.5 V Input common-mode voltage from -0.2 V to $V_{CCI} + 0.2 \text{ V}$ Low glitch LVDS-compatible output stage Propagation delay: 1.6 ns Power dissipation: 37 mW at 2.5 V Shutdown pin Single-pin control for programmable hysteresis and latch Power supply rejection > 60 dB -40°C to $+125^{\circ}\text{C}$ operation

APPLICATIONS


High speed instrumentation
Clock and data signal restoration
Logic level shifting or translation
Pulse spectroscopy
High speed line receivers
Threshold detection
Peak and zero-crossing detectors
High speed trigger circuitry
Pulse-width modulators
Current-/voltage-controlled oscillators
Automatic test equipment (ATE)
Automotive

GENERAL DESCRIPTION

The AD8465 is a very fast comparator fabricated on the Analog Devices, Inc., proprietary XFCB2 process. This comparator is exceptionally versatile and easy to use. Features include an input range from $V_{\rm EE}-0.5~V$ to $V_{\rm CCI}+0.2~V$, low noise, LVDS-compatible output drivers, and TTL/CMOS latch inputs with adjustable hysteresis and/or shutdown inputs.

The device offers 1.6 ns propagation delay with 1 ps rms random jitter (RJ). Overdrive and slew rate dispersion are typically less than 50 ps.

FUNCTIONAL BLOCK DIAGRAM



A flexible power supply scheme allows the devices to operate with a single 2.5 V positive supply and a -0.5 V to +2.7 V input signal range up to a 5.5 V positive supply with a -0.5 V to +5.7 V input signal range. Split input/output supplies, with no sequencing restrictions, support a wide input signal range with greatly reduced power consumption.

The LVDS-compatible output stage is designed to drive any standard LVDS input. The comparator input stage offers robust protection against large input overdrive, and the outputs do not phase reverse when the valid input signal range is exceeded. High speed latch and programmable hysteresis features are also provided in a unique single-pin control option.

The AD8465 is available in a 12-lead LFCSP.

TABLE OF CONTENTS

Features	1
Applications	
Functional Block Diagram	
General Description	1
Revision History	2
Specifications	3
Electrical Characteristics	3
Timing Information	5
Absolute Maximum Ratings	6
Thermal Resistance	6
ESD Caution	6
Pin Configuration and Function Descriptions	7
Typical Performance Characteristics	8

Application Information10
Power/Ground Layout and Bypassing10
LVDS-Compatible Output Stage
Using/Disabling the Latch Feature
Optimizing Performance
Comparator Propagation Delay Dispersion11
Comparator Hysteresis
Crossover Bias Points
Minimum Input Slew Rate Requirement 12
Typical Application Circuits
Outline Dimensions
Ordering Guide14

REVISION HISTORY

4/09—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

 $V_{\text{CCI}} = V_{\text{CCO}} = 2.5 \text{ V}, T_{\text{A}} = -40 ^{\circ}\text{C}$ to $+125 ^{\circ}\text{C}$, typical at $T_{\text{A}} = 25 ^{\circ}\text{C}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
DC INPUT CHARACTERISTICS						
Voltage Range	V_P, V_N	$V_{CCI} = 2.5 \text{ V to } 5.5 \text{ V}$	-0.5		$V_{CCI} + 0.2$	V
Common-Mode Range		$V_{CCI} = 2.5 \text{ V to } 5.5 \text{ V}$	-0.2		$V_{CCI} + 0.2$	V
Differential Voltage		$V_{CCI} = 2.5 \text{ V to } 5.5 \text{ V}$			V_{CCI}	V
Offset Voltage	Vos		-5.0		+5.0	mV
Bias Current	I _P , I _N		-5.0	±2	+5.0	μΑ
Offset Current			-2.0		+2.0	μΑ
Capacitance	C _P , C _N			1		рF
Resistance, Differential Mode		−0.1 V to V _{CCI}	200	750	7500	kΩ
Resistance, Common Mode		$-0.5 \text{V} \text{ to V}_{\text{CCI}} + 0.5 \text{V}$	100	370	4000	kΩ
Active Gain	Av			62		dB
Common-Mode Rejection Ratio	CMRR	$V_{CCI} = 2.5 \text{ V}, V_{CCO} = 2.5 \text{ V}, V_{CM} = -0.2 \text{ V to} + 2.7 \text{ V}$	50			dB
		$V_{CCI} = 2.5 \text{ V}, V_{CCO} = 5.0 \text{ V}$	50			dB
Hysteresis		R _{HYS} = ∞		<0.1		mV
LATCH ENABLE PIN CHARACTERISTICS						
V_{IH}		Hysteresis is shut off	2.0		Vcco	V
V_{lL}		Latch mode guaranteed	-0.2	+0.4	+0.8	V
I _{IH}		$V_{IH} = V_{CCO} + 0.2 V$	-6		+6	μΑ
I _{IL}		$V_{IL} = 0.4 V$	-0.1		+0.1	mA
HYSTERESIS MODE AND TIMING						
Hysteresis Mode Bias Voltage		Current sink –1 μA	1.145	1.25	1.40	V
Minimum Resistor Value		Hysteresis = 120 mV	30		110	kΩ
Hysteresis Current		Hysteresis = 120 mV	-25		-8	μΑ
Latch Setup Time	ts	$V_{OD} = 50 \text{ mV}$		-2		ns
Latch Hold Time	t _H	$V_{OD} = 50 \text{ mV}$		2.7		ns
Latch-to-Output Delay	t _{PLOH} , t _{PLOL}	$V_{OD} = 50 \text{ mV}$		20		ns
Latch Minimum Pulse Width	t _{PL}	$V_{OD} = 50 \text{ mV}$		24		ns
SHUTDOWN PIN CHARACTERISTICS						
V _{IH}		Comparator is operating	2.0		V_{cco}	V
V_{IL}		Shutdown guaranteed	-0.2	+0.4	+0.6	V
Iн		$V_{IH} = V_{CCO}$	-6		+6	μΑ
I_IL		$V_{IL} = 0 V$			-0.1	mA
Sleep Time	t _{SD}	10% output swing		1.4		ns
Wake-Up Time	t _H	$V_{OD} = 50$ mV, output valid		25		ns
DC OUTPUT CHARACTERISTICS		$V_{CCO} = 2.5 \text{ V to } 5.0 \text{ V}$				
Differential Output Voltage Level	V _{OD}	$R_{LOAD} = 100 \Omega$	245	350	445	mV
ΔV_{OD}		$R_{LOAD} = 100 \Omega$			50	mV
Common-Mode Voltage	V _{OCI}	$R_{LOAD} = 100 \Omega$	1.125		1.375	V
Peak-to-Peak Common-Mode Output	V _{OC (p-p)}	$R_{LOAD} = 100 \Omega$			50	mV

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
AC PERFORMANCE ¹						
Rise Time/Fall Time	t _R , t _F	10% to 90%		600		ps
Propagation Delay	t _{PD}	$V_{CCI} = V_{CCO} = 2.5 \text{ V to } 5.0 \text{ V},$ $V_{OD} = 50 \text{ mV}$		1.6		ns
		$V_{CCI} = V_{CCO} = 2.5 \text{ V}, V_{OD} = 10 \text{ mV}$		3.0		ns
Propagation Delay Skew—Rising to Falling Transition	t _{PINSKEW}	$V_{CCI} = V_{CCO} = 2.5 \text{ V to } 5.0 \text{ V}$		70		ps
Propagation Delay Skew—Q to \overline{Q}		$V_{CCI} = V_{CCO} = 2.5 \text{ V to } 5.0 \text{ V}$		70		ps
Overdrive Dispersion		10 mV < V _{OD} < 125 mV		1.6		ns
Common-Mode Dispersion		$V_{CM} = -0.2 \text{ V to } V_{CCI} + 0.2 \text{ V}$		250		ps
Input Bandwidth				500		MHz
Minimum Pulse Width	PW _{MIN}	$V_{CCI} = V_{CCO} = 2.5 \text{ V to } 5.0 \text{ V},$ $PW_{OUT} = 90\% \text{ of } PW_{IN}$		1.3		ns
POWER SUPPLY						
Input Supply Voltage Range	V _{CCI}		2.5		5.5	V
Output Supply Voltage Range	Vcco		2.5		5.0	V
Positive Supply Differential	V _{CCI} – V _{CCO}	Operating	-3		+3	V
	V _{CCI} – V _{CCO}	Nonoperating	-5.0		+5.0	V
Input Section Supply Current	l _{vccı}	$V_{CCI} = 2.5 \text{ V to } 5.5 \text{ V}$		1.6	3.0	mA
Output Section Supply Current	lvcco	$V_{CCO} = 2.5 \text{ V to } 5.0 \text{ V}$		15	23	mA
Power Dissipation	P_D	$V_{CCI} = V_{CCO} = 2.5 \text{ V}$		37	55	mW
		$V_{CCI} = V_{CCO} = 5.0 \text{ V}$		95	120	mW
Power Supply Rejection Ratio	PSRR	$V_{CCI} = V_{CCO} = 2.5 \text{ V to } 5.0 \text{ V}$	-50	-60		dB
Shutdown Mode Icci		$V_{CCI} = V_{CCO} = 2.5 \text{ V to } 5.0 \text{ V}$		0.92	1.1	mA
Shutdown Mode Icco		$V_{CCI} = V_{CCO} = 2.5 \text{ V to } 5.0 \text{ V}$	-30		+30	μΑ

 $^{^{1}}$ V_{IN} = 100 mV square input at 50 MHz, V_{OD} = 50 mV, V_{CM} = 1.25 V, V_{CCI} = V_{CCO} = 2.5 V, unless otherwise noted.

TIMING INFORMATION

Figure 2 illustrates the AD8465 latch timing relationships. Table 2 provides definitions of the terms shown in Figure 2.




Figure 2. System Timing Diagram

Table 2. Timing Descriptions

Symbol	Timing	Description
t _{PDH}	Input-to-Output High Delay	Propagation delay measured from the time the input signal crosses the reference (\pm the input offset voltage) to the 50% point of an output low-to-high transition.
t _{PDL}	Input-to-Output Low Delay	Propagation delay measured from the time the input signal crosses the reference (\pm the input offset voltage) to the 50% point of an output high-to-low transition.
t _{PLOH}	Latch Enable-to-Output High Delay	Propagation delay measured from the 50% point of the latch enable signal low-to-high transition to the 50% point of an output low-to-high transition.
t _{PLOL}	Latch Enable-to-Output Low Delay	Propagation delay measured from the 50% point of the latch enable signal high-to-low transition to the 50% point of an output high-to-low transition.
t _H	Minimum Hold Time	Minimum time after the negative transition of the latch enable signal that the input signal must remain unchanged to be acquired and held at the outputs.
t _{PL}	Minimum Latch Enable Pulse Width	Minimum time that the latch enable signal must be high to acquire an input signal change.
t _s	Minimum Setup Time	Minimum time before the negative transition of the latch enable signal occurs that an input signal change must be present to be acquired and held at the outputs.
t _R	Output Rise Time	Amount of time required to transition from a low-to-high output as measured at the 20% and 80% points.
t _F	Output Fall Time	Amount of time required to transition from a high-to-low output as measured at the 20% and 80% points.
V_{OD}	Voltage Overdrive	Difference between the input voltages, V_P and V_N .

ABSOLUTE MAXIMUM RATINGS

Table 3.

Tuble of	
Parameter	Rating
Supply Voltages	
Input Supply Voltage (Vca to GND)	−0.5 V to +6.0 V
Output Supply Voltage (Vcco to GND)	−0.5 V to +6.0 V
Positive Supply Differential ($V_{CCI} - V_{CCO}$)	-6.0 V to +6.0 V
Input Voltages	
Input Voltage	$-0.5 \text{ V to V}_{CCI} + 0.5 \text{ V}$
Differential Input Voltage	$\pm (V_{CCI} + 0.5 V)$
Maximum Input/Output Current	±50 mA
Shutdown Control Pin	
Applied Voltage (S _{DN} to GND)	$-0.5 \text{ V to V}_{CCO} + 0.5 \text{ V}$
Maximum Input/Output Current	±50 mA
Latch/Hysteresis Control Pin	
Applied Voltage (LE/HYS to GND)	$-0.5 \text{ V to V}_{CCO} + 0.5 \text{ V}$
Maximum Input/Output Current	±50 mA
Output Current	±50 mA
Temperature	
Operating Temperature Range, Ambient	−40°C to +125°C
Operating Temperature, Junction	150°C
Storage Temperature Range	−65°C to +150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

Package Type	θ_{JA}^1	Unit
12-Lead LFCSP_VQ (CP-12-3)	62	°C/W

¹ Measurement in still air.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	Vcco	Output Section Supply.
2	V _{CCI}	Input Section Supply.
3, 5, 9, 11	V _{EE}	Negative Supply Voltages.
4	V_P	Noninverting Analog Input.
6	V _N	Inverting Analog Input.
7	S _{DN}	Shutdown. Drive this pin low to shut down the device.
8	LE/HYS	Latch/Hysteresis Control. Bias with resistor or current for hysteresis; drive low to latch.
10	Q	Inverting Output. \overline{Q} is at logic low if the analog voltage at the noninverting input, V_P , is greater than the analog voltage at the inverting input, V_N , if the comparator is in compare mode.
12	Q	Noninverting Output. Q is at logic high if the analog voltage at the noninverting input, V_P , is greater than the analog voltage at the inverting input, V_N , if the comparator is in compare mode.
Heat Sink Paddle	VEE	The metallic back surface of the package is electrically connected to V _{EE} . It can be left floating because Pin 3, Pin 5, Pin 9, and Pin 11 provide adequate electrical connection. It can also be soldered to the application board if improved thermal and/or mechanical stability is desired.

TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{\text{CCI}} = V_{\text{CCO}} = 2.5 \text{ V}, T_{\text{A}} = 25 ^{\circ}\text{C}, \text{ unless otherwise noted.}$




Figure 4. LE/HYS Pin Current vs. Voltage




Figure 5. S_{DN} Pin Current vs. Voltage




Figure 6. Input Bias Current vs. Input Common-Mode Voltage




Figure 7. LVDS Output Level vs. Vcco




Figure 8. LVDS Output Rise/Fall Time vs. Vcco




Figure 9. Hysteresis vs. Hysteresis Resistor




Figure 10. Hysteresis vs. LE/HYS Pin Current




Figure 11. Propagation Delay vs. Input Overdrive




Figure 12. Propagation Delay vs. Input Common-Mode Voltage




Figure 13. LVDS Output Swing vs. Vcco




Figure 14. 50 MHz Output Voltage Waveform at $V_{CCO} = 2.5 \text{ V}$




Figure 15. 50 MHz Output Voltage Waveform at $V_{CCO} = 5.5 \text{ V}$

APPLICATION INFORMATION POWER/GROUND LAYOUT AND BYPASSING

The AD8465 comparator is a very high speed device. Despite the low noise output stage, it is essential to use proper high speed design techniques to achieve the specified performance. Because the comparator is an uncompensated amplifier, feedback in any phase relationship is likely to cause oscillations or undesired hysteresis. The use of low impedance supply planes is of critical importance particularly with the output supply plane ($V_{\rm CCO}$) and the ground plane (GND). Individual supply planes are recommended as part of a multilayer board. Providing the lowest inductance return path for switching currents ensures the best possible performance in the target application.

It is also important to adequately bypass the input and output supplies. Place multiple high quality 0.01 μF bypass capacitors as close as possible to each of the $V_{\rm CCI}$ and $V_{\rm CCO}$ supply pins and connect the capacitors to the GND plane with redundant vias. Place at least one capacitor to provide a physically short return path for output currents flowing back from ground to the $V_{\rm CCI}$ pin and the $V_{\rm CCO}$ pin. Carefully select high frequency bypass capacitors for minimum inductance and ESR. Parasitic layout inductance should also be strictly controlled to maximize the effectiveness of the bypass at high frequencies.

The input and output supplies have been connected separately ($V_{\rm CCI} \neq V_{\rm CCO}$); be sure to bypass each of these supplies separately to the GND plane. Do not connect a bypass capacitor between these supplies. It is recommended that the GND plane separate the $V_{\rm CCI}$ and $V_{\rm CCO}$ planes when the circuit board layout is designed to minimize coupling between the two supplies to take advantage of the additional bypass capacitance from each respective supply to the ground plane. This enhances the performance when split input/output supplies are used. If the input and output supplies are connected together for single-supply operation ($V_{\rm CCI} = V_{\rm CCO}$), coupling between the two supplies is unavoidable; however, careful board placement can help keep output return currents away from the inputs.

LVDS-COMPATIBLE OUTPUT STAGE

Specified propagation delay dispersion performance is only achieved by keeping parasitic capacitive loads at or below the specified minimums. The outputs of the AD8465 are designed to directly drive any standard LVDS-compatible input.

USING/DISABLING THE LATCH FEATURE

The latch input is designed for maximum versatility. It can safely be left floating or it can be driven low by any standard TTL/CMOS device as a high speed latch. In addition, the pin can be operated as a hysteresis control pin with a bias voltage of 1.25 V nominal and an input resistance of approximately 70 k Ω . This allows the comparator hysteresis to be easily controlled by either a resistor or an inexpensive CMOS DAC. Driving this pin high or floating the pin disables all hysteresis.

Hysteresis control and latch mode can be used together if an open drain, an open collector, or a three-state driver is connected in parallel to the hysteresis control resistor or current source.

Due to the programmable hysteresis feature, the logic threshold of the latch pin is approximately 1.1 V, regardless of $V_{\rm CCO}$.

OPTIMIZING PERFORMANCE


As with any high speed comparator, proper design and layout techniques are essential for obtaining the specified performance. Stray capacitance, inductance, inductive power and ground impedances, or other layout issues can severely limit performance and often cause oscillation. Large discontinuities along input and output transmission lines can also limit the specified pulse width dispersion performance. Minimize the source impedance as much as is practicable. High source impedance, in combination with the parasitic input capacitance of the comparator, causes an undesirable degradation in bandwidth at the input, thus degrading the overall response. Thermal noise from large resistances can easily cause extra jitter with slowly slewing input signals. Higher impedances encourage undesired coupling.

COMPARATOR PROPAGATION DELAY DISPERSION

The AD8465 comparator is designed to reduce propagation delay dispersion over a wide input overdrive range of 5 mV to $V_{\rm CCI}-1$ V. Propagation delay dispersion is the variation in propagation delay that results from a change in the degree of overdrive or slew rate (how far or how fast the input signal is driven past the switching threshold).

Propagation delay dispersion is a specification that becomes important in high speed, time-critical applications, such as data communications, automatic test and measurement, and instrumentation. It is also important in event-driven applications, such as pulse spectroscopy, nuclear instrumentation, and medical imaging. Dispersion is defined as the variation in propagation delay as the input overdrive conditions are changed (see Figure 16 and Figure 17).

The AD8465 dispersion is typically <1.6 ns as the overdrive varies from 10 mV to 125 mV. This specification applies to both positive and negative signals because the AD8465 has substantially equal delays for positive-going and negative-going inputs and very low output skews.






Figure 17. Propagation Delay—Slew Rate Dispersion

COMPARATOR HYSTERESIS

The addition of hysteresis to a comparator is often desirable in a noisy environment, or when the differential input amplitudes are relatively small or slow moving. The transfer function for a comparator with hysteresis is shown in Figure 18. As the input voltage approaches the threshold (0 V, in this example) from below the threshold region in a positive direction, the comparator switches from low to high when the input crosses $+V_{\rm H}/2$. The new switching threshold becomes $-V_{\rm H}/2$. The comparator remains in the high state until the $-V_{\rm H}/2$ threshold is crossed from below the threshold region in a negative direction. In this manner, noise or feedback output signals centered on 0 V input cannot cause the comparator to switch states unless it exceeds the region bounded by $\pm V_{\rm H}/2$.




Figure 18. Comparator Hysteresis Transfer Function

The customary technique for introducing hysteresis into a comparator uses positive feedback from the output back to the input. One limitation of this approach is that the amount of hysteresis varies with the output logic levels, resulting in hysteresis that is not symmetric about the threshold. The external feedback network can also introduce significant parasitics that reduce high-speed performance and induce oscillation in some cases.

The AD8465 comparator offers a programmable hysteresis feature that significantly improves accuracy and stability. Connecting an external pull-down resistor or a current source from the LE/HYS pin to GND varies the amount of hysteresis in a predictable and stable manner. Leaving the LE/HYS pin disconnected or driving it high removes hysteresis. The maximum hysteresis that can be applied using this pin is approximately 160 mV. Figure 19 illustrates the amount of hysteresis applied as a function of external resistor value. Figure 10 illustrates hysteresis as a function of current.

The hysteresis control pin appears as a 1.25 V bias voltage seen through a series resistance of 70 k $\Omega \pm 20\%$ throughout the hysteresis control range. The advantages of applying hysteresis in this manner are improved accuracy, improved stability, reduced component count, and maximum versatility. An external bypass capacitor is not recommended on the LE/HYS pin because it would likely degrade the jitter performance of the device and impair the latch function. As described in the Using/Disabling the Latch Feature section, hysteresis control need not compromise the latch function.




Figure 19. Hysteresis vs. R_{HYS} Control Resistor

CROSSOVER BIAS POINTS

Rail-to-rail inputs of this type, in both op amps and comparators, have a dual front-end design. Certain devices are active near the V_{CCI} rail and others are active near the V_{EE} rail. At some predetermined point in the common-mode range, a crossover occurs. At this point, normally $V_{\text{CCI}}/2$, the direction of the bias current reverses and there are changes in measured offset voltages and currents.

MINIMUM INPUT SLEW RATE REQUIREMENT

With the rated load capacitance and normal good PCB design practice, as discussed in the Optimizing Performance section, these comparators should be stable at any input slew rate with no hysteresis. Broadband noise from the input stage is observed in place of the violent chattering seen with most other high speed comparators. With additional capacitive loading or poor bypassing, oscillation is observed. This oscillation is due to the high gain bandwidth of the comparator in combination with feedback parasitics in the package and PCB. In many applications, chattering is not harmful.

TYPICAL APPLICATION CIRCUITS




Figure 20. Self-Biased, 50% Slicer




Figure 21. LVDS to Repeater




Figure 22. Hysteresis Adjustment with Latch




Figure 23. Voltage-Controlled Oscillator




Figure 24. Oscillator and Pulse-Width Modulator





Figure 25. Hysteresis Adjustment with Latch

OUTLINE DIMENSIONS



*COMPLIANT TO JEDEC STANDARDS MO-220-VEED-1 EXCEPT FOR EXPOSED PAD DIMENSION.

Figure 26. 12-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 3 mm × 3 mm Body, Very Thin Quad (CP-12-3) Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding
AD8465WBCPZ-WP ¹	-40°C to +125°C	12-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-12-3	Y24
AD8465WBCPZ-R7 ¹	-40°C to +125°C	12-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-12-3	Y24

¹ Z = RoHS Compliant Part.

NOTES

NOTES