

#### PRELIMINARY DATA SHEET

## 512MB Unbuffered DDR SDRAM DIMM

# EBD52UC8AMFA-5 (64M words × 64 bits, 2 Ranks)

#### **Description**

The EBD52UC8AMFA is 64M words  $\times$  64 bits, 2 ranks Double Data Rate (DDR) SDRAM unbuffered module, mounting 16 pieces of 256M bits DDR SDRAM sealed in TSOP package. Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data transfer is realized by the 2 bits prefetch-pipelined architecture. Data strobe (DQS) both for read and write are available for high speed and reliable data bus design. By setting extended mode register, the on-chip Delay Locked Loop (DLL) can be set enable or disable. This module provides high density mounting without utilizing surface mount technology. Decoupling capacitors are mounted beside each TSOP on the module board.


#### **Features**

- 184-pin socket type dual in line memory module (DIMM)
- PCB height: 31.75mmLead pitch: 1.27mm2.5V power supply
- Data rate: 400Mbps (max.)
- 2.5 V (SSTL\_2 compatible) I/O
- Double Data Rate architecture; two data transfers per clock cycle
- Bi-directional, data strobe (DQS) is transmitted /received with data, to be used in capturing data at the receiver
- Data inputs and outputs are synchronized with DQS
- 4 internal banks for concurrent operation (Component)
- DQS is edge aligned with data for READs; center aligned with data for WRITEs
- Differential clock inputs (CK and /CK)
- DLL aligns DQ and DQS transitions with CK transitions
- Commands entered on each positive CK edge; data referenced to both edges of DQS
- Data mask (DM) for write data
- Auto precharge option for each burst access
- Programmable burst length: 2, 4, 8
- Programmable /CAS latency (CL): 3
- Refresh cycles: (8192 refresh cycles /64ms)
- 7.8μs maximum average periodic refresh interval
- 2 variations of refresh
- Auto refresh
- Self refresh

## **Ordering Information**

	Data rate	Component JEDEC speed bin		Contact	
Part number	Mbps (max.)	(CL-tRCD-tRP)	Package	pad	Mounted devices
EBD52UC8AMFA-5B	400	DDR400B (3-3-3)	184-pin DIMM	Gold	EDD2508AMFA-5B

## **Pin Configurations**



Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name
1	VREF	47	NC	93	VSS	139	VSS
2	DQ0	48	A0	94	DQ4	140	NC
3	VSS	49	NC	95	DQ5	141	A10
4	DQ1	50	VSS	96	VDD	142	NC
5	DQS0	51	NC	97	DM0/DQS9	143	VDD
6	DQ2	52	BA1	98	DQ6	144	NC
7	VDD	53	DQ32	99	DQ7	145	VSS
8	DQ3	54	VDD	100	VSS	146	DQ36
9	NC	55	DQ33	101	NC	147	DQ37
10	NC	56	DQS4	102	NC	148	VDD
11	VSS	57	DQ34	103	NC	149	DM4/DQS13
12	DQ8	58	VSS	104	VDD	150	DQ38
13	DQ9	59	BA0	105	DQ12	151	DQ39
14	DQS1	60	DQ35	106	DQ13	152	VSS
15	VDD	61	DQ40	107	DM1/DQS10	153	DQ44
16	CK1	62	VDD	108	VDD	154	/RAS
17	/CK1	63	WΕ	109	DQ14	155	DQ45
18	VSS	64	DQ41	110	DQ15	156	VDD
19	DQ10	65	/CAS	111	CKE1	157	/CS0
20	DQ11	66	VSS	112	VDD	158	/CS1
21	CKE0	67	DQS5	113	NC	159	DM5/DQS14
22	VDD	68	DQ42	114	DQ20	160	VSS
23	DQ16	69	DQ43	115	A12	161	DQ46
24	DQ17	70	VDD	116	VSS	162	DQ47
25	DQS2	71	NC	117	DQ21	163	NC
26	VSS	72	DQ48	118	A11	164	VDD
27	A9	73	DQ49	119	DM2/DQS11	165	DQ52
28	DQ18	74	VSS	120	VDD	166	DQ53
29	A7	75	/CK2	121	DQ22	167	NC
30	VDD	76	CK2	122	A8	168	VDD

## EBD52UC8AMFA-5

Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name
31	DQ19	77	VDD	123	DQ23	169	DM6/DQS15
32	A5	78	DQS6	124	VSS	170	DQ54
33	DQ24	79	DQ50	125	A6	171	DQ55
34	VSS	80	DQ51	126	DQ28	172	VDD
35	DQ25	81	VSS	127	DQ29	173	NC
36	DQS3	82	VDDID	128	VDD	174	DQ60
37	A4	83	DQ56	129	DM3/DQS12	175	DQ61
38	VDD	84	DQ57	130	A3	176	VSS
39	DQ26	85	VDD	131	DQ30	177	DM7/DQS16
40	DQ27	86	DQS7	132	VSS	178	DQ62
41	A2	87	DQ58	133	DQ31	179	DQ63
42	VSS	88	DQ59	134	NC	180	VDD
43	A1	89	VSS	135	NC	181	SA0
44	NC	90	NC	136	VDD	182	SA1
45	NC	91	SDA	137	CK0	183	SA2
46	VDD	92	SCL	138	/CK0	184	VDDSPD



## **Pin Description**

A0 to A12	Address input Row address A0 to A12 Column address A0 to A9
BA0, BA1	Bank select address
DQ0 to DQ63	Data input/output
/RAS F	Row address strobe command
/CAS	Column address strobe command
WE V	Vrite enable
/CS0, /CS1	Chip select
CKE0, CKE1	Clock enable
CK0 to CK2	Clock input
/CK0 to /CK2	Differential clock input
DQS0 to DQS7	nput and output data strobe
DM0 to DM7/DQS9 to DQS16	nput mask
SCL	Clock input for serial PD
SDA	Data input/output for serial PD
SA0 to SA2	Serial address input
VDD F	Power for internal circuit
VDDSPD F	Power for serial EEPROM
VREF	nput reference voltage
VSS	Ground
VDDID	/DD identification flag
NC N	No connection

## **Serial PD Matrix**

Byte No.	Function described	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Hex value	Comments
0	Number of bytes utilized by module manufacturer	1	0	0	0	0	0	0	0	80H	128 bytes
1	Total number of bytes in serial PD device	0	0	0	0	1	0	0	0	08H	256 bytes
2	Memory type	0	0	0	0	0	1	1	1	07H	DDR SDRAM
3	Number of row address	0	0	0	0	1	1	0	1	0DH	13
4	Number of column address	0	0	0	0	1	0	1	0	0AH	10
5	Number of DIMM ranks	0	0	0	0	0	0	1	0	02H	2
6	Module data width	0	1	0	0	0	0	0	0	40H	64
7	Module data width continuation	0	0	0	0	0	0	0	0	00H	0
8	Voltage interface level of this assembly	0	0	0	0	0	1	0	0	04H	SSTL2
9	DDR SDRAM cycle time, CL = 3	0	1	0	1	0	0	0	0	50H	5.0ns <sup>*1</sup>
10	SDRAM access from clock (tAC)	0	1	1	1	0	0	0	0	70H	0.7ns <sup>*1</sup>
11	DIMM configuration type	0	0	0	0	0	0	0	0	00H	None.
12	Refresh rate/type	1	0	0	0	0	0	1	0	82H	7.8µs
13	Primary SDRAM width	0	0	0	0	1	0	0	0	08H	×8
14	Error checking SDRAM width	0	0	0	0	0	0	0	0	00H	None.
15	SDRAM device attributes: Minimum clock delay back-to-back column access	0	0	0	0	0	0	0	1	01H	1 CLK
16	SDRAM device attributes: Burst length supported	0	0	0	0	1	1	1	0	0EH	2, 4, 8
17	SDRAM device attributes: Number of banks on SDRAM device	0	0	0	0	0	1	0	0	04H	4
18	SDRAM device attributes: /CAS latency	0	0	0	1	1	1	0	0	1CH	2, 2.5, 3
19	SDRAM device attributes: /CS latency	0	0	0	0	0	0	0	1	01H	0
20	SDRAM device attributes: //WE latency	0	0	0	0	0	0	1	0	02H	1
21	SDRAM module attributes	0	0	1	0	0	0	0	0	20H	Differential Clock
22	SDRAM device attributes: General	1	1	0	0	0	0	0	0	C0H	VDD ± 0.2V
23	Minimum clock cycle time at CL = 2.5	0	1	1	0	0	0	0	0	60H	6.0ns <sup>*1</sup>
24	Maximum data access time (tAC) from clock at CL = 2.5	0	1	1	1	0	0	0	0	70H	0.7ns <sup>*1</sup>
25	Minimum clock cycle time at CL = 2	0	1	1	1	0	1	0	1	75H	0.75ns <sup>*1</sup>
26	Maximum data access time (tAC) from clock at CL = 2	0	1	1	1	0	1	0	1	75H	0.75ns*1
27	Minimum row precharge time (tRP)	0	0	1	1	1	1	0	0	3CH	15ns
28	Minimum row active to row active delay (tRRD)	0	0	1	0	1	0	0	0	28H	10ns
29	Minimum /RAS to /CAS delay (tRCD)	0	0	1	1	1	1	0	0	3CH	15ns
30	Minimum active to precharge time (tRAS)	0	0	1	0	1	0	0	0	28H	40ns
31	Module rank density	0	1	0	0	0	0	0	0	40H	256M bytes
32	Address and command setup time before clock (tlS)	0	1	1	0	0	0	0	0	60H	0.6ns <sup>*1</sup>
33	Address and command hold time after clock (tIH)	0	1	1	0	0	0	0	0	60H	0.6ns <sup>*1</sup>




Byte No.	Function described	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Hex value	Comments
34	Data input setup time before clock (tDS)	0	1	0	0	0	0	0	0	40H	0.4ns <sup>*1</sup>
35	Data input hold time after clock (tDH)	0	1	0	0	0	0	0	0	40H	0.4ns*1
36 to 40	Superset information	0	0	0	0	0	0	0	0	00H	Future use
41	Active command period (tRC)	0	0	1	1	0	1	1	1	37H	55ns <sup>*1</sup>
42	Auto refresh to active/ Auto refresh command cycle (tRFC)	0	1	0	0	0	1	1	0	46H	70ns <sup>*1</sup>
43	SDRAM tCK cycle max. (tCK max.)	0	0	1	0	0	0	0	0	20H	8ns <sup>*1</sup>
44	Dout to DQS skew	0	0	1	0	1	0	0	0	28H	0.4ns <sup>*1</sup>
45	Data hold skew (tQHS)	0	1	0	1	0	0	0	0	50H	0.5ns <sup>*1</sup>
46 to 61	Superset information	0	0	0	0	0	0	0	0	00H	Future use
62	SPD Revision	0	0	0	0	0	0	0	0	00H	
63	Checksum for bytes 0 to 62	0	1	0	1	1	1	1	1	5FH	
64 to 65	Manufacturer's JEDEC ID code	0	1	1	1	1	1	1	1	7FH	Continuation code
66	Manufacturer's JEDEC ID code	1	1	1	1	1	1	1	0	FEH	Elpida Memory
67 to 71	Manufacturer's JEDEC ID code	0	0	0	0	0	0	0	0	00H	
72	Manufacturing location	×	×	×	×	×	×	×	×	××	(ASCII-8bit code)
73	Module part number	0	1	0	0	0	1	0	1	45H	E
74	Module part number	0	1	0	0	0	0	1	0	42H	В
75	Module part number	0	1	0	0	0	1	0	0	44H	D
76	Module part number	0	0	1	1	0	1	0	1	35H	5
77	Module part number	0	0	1	1	0	0	1	0	32H	2
78	Module part number	0	1	0	1	0	1	0	1	55H	U
79	Module part number	0	1	0	0	0	0	1	1	43H	С
80	Module part number	0	0	1	1	1	0	0	0	38H	8
81	Module part number	0	1	0	0	0	0	0	1	41H	Α
82	Module part number	0	1	0	0	1	1	0	1	4DH	М
83	Module part number	0	1	0	0	0	1	1	0	46H	F
84	Module part number	0	1	0	0	0	0	0	1	41H	Α
85	Module part number	0	0	1	0	1	1	0	1	2DH	_
86	Module part number	0	0	1	1	0	1	0	1	35H	5
87	Module part number	0	1	0	0	0	0	1	0	42H	В
88 to 90	Module part number	0	0	1	0	0	0	0	0	20H	(Space)
91	Revision code	0	0	1	1	0	0	0	0	30H	Initial
92	Revision code	0	0	1	0	0	0	0	0	20H	(Space)
93	Manufacturing date	×	×	×	×	×	×	×	×	××	Year code (HEX)
94	Manufacturing date	×	×	×	×	×	×	×	×	××	Week code (HEX)
95 to 98	Module serial number										
99 to 127	Manufacture specific data										


Note: 1.These specifications are defined based on component specification, not module.



#### **Block Diagram**




\* U1 to U8, U10 to U17: 256M bits DDR SDRAM U20: 2k bits EEPROM RS:  $22\Omega$ 



#### Clock wiring

l	Clock input	DDR SDRAM
	CK0, /CK0	4DRAM loads
	CK1, /CK1	6DRAM loads
	CK2, /CK2	6DRAM loads


Note: Wire per Clock loading table/Wiring diagrams.



#### Notes:

- The SDA pull-up resistor is required due to the open-drain/open-collector output.
- The SCL pull-up resistor is recommended because of the normal SCL line inacitve "high" state.

## **Logical Clock Net Structure**



#### **Electrical Specifications**

• All voltages are referenced to VSS (GND).

#### **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit	Note	
Voltage on any pin relative to VSS	VT	-0.5 to +3.7	V		
Supply voltage relative to VSS	VDD	-0.5 to +3.7	V		
Short circuit output current	IOS	50	mA		
Power dissipation	PD	16	W		
Operating ambient temperature	TA	0 to +70	°C	1	
Storage temperature	Tstg	-55 to +125	°C		

Notes: 1. DDR SDRAM component specification.

#### Caution

Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

#### DC Operating Conditions (TA = 0 to +70°C) (DDR SDRAM Component Specification)

Parameter	Symbol	min.	typ.	max.	Unit	Notes
Supply voltage	VDD,VDDQ	2.5	2.6	2.7	V	1
	VSS	0	0	0	V	
Input reference voltage	VREF	0.49 × VDDQ	$0.50 \times VDDQ$	0.51 × VDDQ	V	
Termination voltage	VTT	VREF - 0.04	VREF	VREF + 0.04	V	
Input high voltage	VIH (DC)	VREF + 0.15	_	VDDQ + 0.3	V	2
Input low voltage	VIL (DC)	-0.3	_	VREF - 0.15	V	3
Input voltage level, CK and /CK inputs	VIN (DC)	-0.3	_	VDDQ + 0.3	V	4
Input differential cross point voltage, CK and /CK inputs	VIX (DC)	$0.5 \times VDDQ - 0.2V$	$0.5 \times VDDQ$	0.5 × VDDQ + 0.2V	V	
Input differential voltage, CK and /CK inputs	VID (DC)	0.36	_	VDDQ + 0.6	V	5, 6

Notes. 1. VDDQ must be lower than or equal to VDD.

- 2. VIH is allowed to exceed VDD up to 3.6V for the period shorter than or equal to 5ns.
- 3. VIL is allowed to outreach below VSS down to -1.0V for the period shorter than or equal to 5ns.
- 4. VIN (DC) specifies the allowable DC execution of each differential input.
- 5. VID (DC) specifies the input differential voltage required for switching.
- 6. VIH (CK) min assumed over VREF + 0.18V, VIL (CK) max assumed under VREF 0.18V if measurement.



## DC Characteristics 1 (TA = 0 to $\pm$ 70°C, VDD = 2.6V $\pm$ 0.1V, VSS = 0V)

Parameter	Symbol	Grade	max.	Unit	Test condition	Notes
Operating current (ACTV-PRE)	IDD0		1280	mA	CKE ≥ VIH, tRC = tRC (min.)	1, 2, 9
Operating current (ACTV-READ-PRE)	IDD1		1480	mA	CKE ≥ VIH, BL = 4, CL = 3, tRC = tRC (min.)	1, 2, 5
Idle power down standby current	IDD2P		160	mA	CKE ≤ VIL	4
Floating idle Standby current	IDD2F		560	mA	CKE ≥ VIH, /CS ≥ VIH DQ, DQS, DM = VREF	4, 5
Quiet idle Standby current	IDD2Q		560	mA	CKE ≥ VIH, /CS ≥ VIH DQ, DQS, DM = VREF	4, 10
Active power down standby current	IDD3P		320	mA	CKE ≤ VIL	3
Active standby current	IDD3N		880	mA	CKE ≥ VIH, /CS ≥ VIH tRAS = tRAS (max.)	3, 5, 6
Operating current (Burst read operation)	IDD4R		1960	mA	CKE ≥ VIH, BL = 2, CL = 3	1, 2, 5, 6
Operating current (Burst write operation)	IDD4W		1960	mA	CKE ≥ VIH, BL = 2, CL = 3	1, 2, 5, 6
Auto refresh current	IDD5		1640	mA	tRFC = tRFC (min.), Input ≤ VIL or ≥ VIH	
Self refresh current	IDD6		48	mA	Input ≥ VDD – 0.2 V Input ≤ 0.2 V	
Operating current (4 banks interleaving)	IDD7A		2760	mA	BL = 4	5, 6, 7

Notes. 1. These IDD data are measured under condition that DQ pins are not connected.

- 2. One bank operation.
- 3. One bank active.
- 4. All banks idle.
- 5. Command/Address transition once per one cycle.
- 6. DQ, DM and DQS mask transition twice per one cycle.
- 7. 4 banks active. Only one bank is running at tRC = tRC (min.)
- 8. The IDD data on this table are measured with regard to tCK = tCK (min.) in general.
- 9. Command/Address transition once per one every two clock cycles.
- 10. Command/Address stable at ≥ VIH or ≤ VIL.

## DC Characteristics 2 (TA = 0 to $\pm$ 70°C, VDD, VDDQ = 2.6V $\pm$ 0.1V, VSS = 0V)

Parameter	Symbol	min.	max.	Unit	Test condition	Notes
Input leakage current	ILI	-32	32	μA	VDD ≥ VIN ≥ VSS	
Output leakage current	ILO	-10	10	μA	VDD ≥ VOUT ≥ VSS	
Output high current	IOH	-15.2	_	mA	VOUT = 1.95V	1
Output low current	IOL	15.2	_	mA	VOUT = 0.35V	1

Note: 1. DDR SDRAM component specification.

## Pin Capacitance (TA = $25^{\circ}$ C, VDD = $2.6V \pm 0.1V$ )

Parameter	Symbol	Pins	max.	Unit	Notes
Input capacitance	CI1	Address, /RAS, /CAS, /WE, /CS, CKE	120	pF	
Input capacitance	CI2	CK, /CK	85	pF	_
Data and DQS input/output capacitance	СО	DQ, DQS, DM	20	pF	

# AC Characteristics (TA = 0 to +70°C, VDD, VDDQ = $2.6V \pm 0.1V$ , VSS = 0V) (DDR SDRAM Component Specification)

	Parameter	Symbol	min.	max.	Unit	Notes
CK low-level width         tCL         0.45         0.55         tCK           CK half period         tHP         min (tCH, tCL)         —         tCK           DQ output access time from CK, /CK         tAC         —0.7         0.7         ns         2, 11           DQS output access time from CK, /CK         tDQSCK         —0.6         0.6         ns         2, 11           DQS to DQ skew         tDQSQ         —         0.4         ns         3           Data hold skew factor         tQHS         —         0.5         ns           Data-out high-impedance time from CK, /CK         tHZ         —         0.7         ns         5, 11           Data-out low-impedance time from CK, /CK         tLZ         —0.7         0.7         ns         5, 11           Data-out high-impedance time from CK, /CK         tLZ         —0.7         0.7         ns         5, 11           Data-out biny-impedance time from CK, /CK         tLZ         —0.7         0.7         ns         5, 11           Data-out biny-impedance time from CK, /CK         tLZ         —0.7         0.7         ns         6, 11           Read preamble         tRPRE         0.9         1.1         tCK           Read preamble         <	Clock cycle time	tCK	5	8	ns	10
CK half period         thP         min (tCH, tCL) (tCL)         — tCK           DQ output access time from CK , /CK         tAC         —0.7         0.7         ns         2, 11           DQS output access time from CK , /CK         tDQSCK         —0.6         0.6         ns         2, 11           DQS to DQ skew         tDQSQ         —         0.4         ns         3           Data hold skew factor         tQH         tHPP - tQHS         —         ns           Data-out high-impedance time from CK, /CK         tHZ         —         0.7         ns         5, 11           Data-out low-impedance time from CK, /CK         tLZ         —0.7         0.7         ns         6, 11           Read prostamble         tRPRE         0.9         1.1         tCK           Read postamble         tRPRE         0.9         1.1         tCK           Qand DM input setup time         tDS         0.4         —         ns         8           DQ and DM input pulse width         tDIPW         1.75         —         ns         7           Write preamble setup time         tWPRES         0         —         ns         7           Write preamble         tWPRE         0.25         —	CK high-level width	tCH	0.45	0.55	tCK	
CK hall period	CK low-level width	tCL	0.45	0.55	tCK	
DQS output access time from CK, /CK         tDQSCK         -0.6         0.6         ns         2, 11           DQS to DQ skew         tDQSQ         —         0.4         ns         3           DQ/DQS output hold time from DQS         tQH         tHP - tQHS         —         ns           Data-out high-impedance time from CK, /CK         tHZ         —         0.7         ns         5, 11           Data-out low-impedance time from CK, /CK         tHZ         —         0.7         ns         6, 11           Read preamble         tRPRE         0.9         1.1         tCK           Read postamble         tRPRE         0.9         1.1         tCK           Read postamble         tRPST         0.4         0.6         tCK           DQ and DM input setup time         tDS         0.4         —         ns         8           DQ and DM input pulse width         tDIPW         1.75         —         ns         7           Write preamble setup time         tWPRES         0         —         ns         7           Write postamble         tWPRE         0.25         —         tCK           Write postamble         tWPST         0.4         0.6         tCK         9	CK half period	tHP		_	tCK	
DQS to DQ skew         tDQSQ         —         0.4         ns         3           DQ/DQS output hold time from DQS         tQH         tHP-tQHS         —         ns           Data hold skew factor         tQHS         —         0.5         ns           Data-out high-impedance time from CK, /CK         tHZ         —         0.7         ns         5,11           Data-out low-impedance time from CK, /CK         tLZ         —0.7         0.7         ns         6,11           Read preamble         tRPRE         0.9         1.1         tCK           Read postamble         tRPST         0.4         0.6         tCK           DQ and DM input setup time         tDS         0.4         —         ns         8           DQ and DM input pulse width         tDIPW         1.75         —         ns         7           Write preamble setup time         tWPRES         0         —         ns         7           Write preamble setup time         tWPST         0.4         0.6         tCK           Write postamble         tWPST         0.4         0.6         tCK           Write postamble         tWPST         0.4         0.6         tCK           Write postamble	DQ output access time from CK, /CK	tAC	-0.7	0.7	ns	2, 11
DO//DQS output hold time from DQS         tQH         tHP - tQHS         —         ns           Data hold skew factor         tQHS         —         0.5         ns           Data-out high-impedance time from CK, /CK         tHZ         —         0.7         ns         5, 11           Data-out low-impedance time from CK, /CK         tLZ         —0.7         0.7         ns         6, 11           Read preamble         tRPRE         0.9         1.1         tCK           Read postamble         tRPST         0.4         0.6         tCK           DQ and DM input setup time         tDS         0.4         —         ns         8           DQ and DM input pulse width         tDIPW         1.75         —         ns         7           Write preamble setup time         tWPRES         0         —         ns         7           Write preamble setup time         tWPRE         0.25         —         tCK           Write postamble         tWPRE         0.25         —         tCK           Write postamble         tWPST         0.4         0.6         tCK           Write postamble         tWPST         0.4         0.6         tCK           Write postamble	DQS output access time from CK, /CK	tDQSCK	-0.6	0.6	ns	2, 11
Data hold skew factor         tQHS         —         0.5         ns           Data-out high-impedance time from CK, /CK         tHZ         —         0.7         ns         5, 11           Data-out low-impedance time from CK, /CK         tLZ         —0.7         0.7         ns         6, 11           Read preamble         tRPRE         0.9         1.1         tCK           Read postamble         tRPST         0.4         0.6         tCK           DQ and DM input setup time         tDS         0.4         —         ns         8           DQ and DM input hold time         tDH         0.4         —         ns         8           DQ and DM input pulse width         tDIPW         1.75         —         ns         7           Write preamble setup time         tWPRES         0         —         ns         7           Write preamble setup time         tWPRE         0.25         —         tCK           Write preamble         tW	DQS to DQ skew	tDQSQ	_	0.4	ns	3
Data-out high-impedance time from CK, /CK         tHZ         —         0.7         ns         5, 11           Data-out low-impedance time from CK, /CK         tLZ         —0.7         0.7         ns         6, 11           Read preamble         tRPRE         0.9         1.1         tCK           Read postamble         tRPST         0.4         0.6         tCK           DQ and DM input setup time         tDS         0.4         —         ns         8           DQ and DM input pulse width         tDH         0.4         —         ns         8           DQ and DM input pulse width         tDPW         1.75         —         ns         7           Write preamble setup time         tWPRES         0         —         ns         7           Write preamble setup time         tWPRE         0.25         —         tCK           Write preamble         tWPRE         0.25         —         tCK           Write preamble         tWPRE         0.25         —         tCK           Write preamble         tWPRE         0.25         —         tCK           Write postamble         tWPST         0.4         0.6         tCK           Write postamble         tD	DQ/DQS output hold time from DQS	tQH	tHP - tQHS	_	ns	
Data-out low-impedance time from CK, /CK         tLZ         -0.7         0.7         ns         6, 11           Read preamble         tRPRE         0.9         1.1         tCK           Read postamble         tRPST         0.4         0.6         tCK           DQ and DM input setup time         tDS         0.4         —         ns         8           DQ and DM input pulse width         tDH         0.4         —         ns         8           DQ and DM input pulse width         tDPW         1.75         —         ns         7           Write preamble setup time         tWPRES         0         —         ns         7           Write preamble         tWPRE         0.25         —         tCK           Write postamble         tWPST         0.4         0.6         tCK         9           Write postamble         tWPST         0.4         0.6         tCK         0         TCK	Data hold skew factor	tQHS	_	0.5	ns	
Read preamble         tRPRE         0.9         1.1         tCK           Read postamble         tRPST         0.4         0.6         tCK           DQ and DM input setup time         tDS         0.4         —         ns         8           DQ and DM input bold time         tDH         0.4         —         ns         8           DQ and DM input bulse width         tDIPW         1.75         —         ns         7           Write preamble setup time         tWPRES         0         —         ns         7           Write preamble         tWPRE         0.25         —         tCK           Write postamble         tWPST         0.4         0.6         tCK         9           Write postamble         tWPST         0.2         —         tCK         LCK           DQS falling edge	Data-out high-impedance time from CK, /CK	tHZ	_	0.7	ns	5, 11
Read postamble         tRPST         0.4         0.6         tCK           DQ and DM input setup time         tDS         0.4         —         ns         8           DQ and DM input hold time         tDH         0.4         —         ns         8           DQ and DM input pulse width         tDIPW         1.75         —         ns         7           Write preamble setup time         tWPRES         0         —         ns         7           Write preamble         tWPRE         0.25         —         tCK           Write preamble         tWPST         0.4         0.6         tCK         9           Write postamble         tWPST         0.4         0.6         tCK         9         Write postamble         tCK         9 <t< td=""><td>Data-out low-impedance time from CK, /CK</td><td>tLZ</td><td>-0.7</td><td>0.7</td><td>ns</td><td>6, 11</td></t<>	Data-out low-impedance time from CK, /CK	tLZ	-0.7	0.7	ns	6, 11
DQ and DM input setup time         tDS         0.4         —         ns         8           DQ and DM input hold time         tDH         0.4         —         ns         8           DQ and DM input pulse width         tDIPW         1.75         —         ns         7           Write preamble setup time         tWPRES         0         —         ns         7           Write preamble setup time         tWPRE         0.25         —         tCK           Write preamble         tWPST         0.4         0.6         tCK         9           Write postamble         tWPST         0.4         0.6         tCK         9           Write command to first DQS latching transition         tDQSS         0.72         1.25         tCK           DQS falling edge to CK setup time         tDSS         0.2         —         tCK           DQS falling edge hold time from CK         tDSH         0.2         —         tCK           DQS falling edge hold time from CK         tDSH         0.2         —         tCK           DQS input low pulse width         tDQSH         0.35         —         tCK           DQS input low pulse width         tDQSL         0.35         —         tCK	Read preamble	tRPRE	0.9	1.1	tCK	
DQ and DM input hold time         tDH         0.4         —         ns         8           DQ and DM input pulse width         tDIPW         1.75         —         ns         7           Write preamble setup time         tWPRES         0         —         ns           Write preamble         tWPRE         0.25         —         tCK           Write preamble         tWPRE         0.22         —         tCK           DQS input on the preamble         tDQS latching transition         tDQS         0.2         —         tCK           DQS falling edge hold time from CK         tDSH         0.2         —         tCK           DQS falling edge hold time from CK         tDQSH         0.35         —         tCK           DQS input high pulse width         tDQSH         0.35         —	Read postamble	tRPST	0.4	0.6	tCK	
DQ and DM input pulse width         tDIPW         1.75         —         ns         7           Write preamble setup time         tWPRES         0         —         ns           Write preamble         tWPRE         0.25         —         tCK           Write postamble         tWPST         0.4         0.6         tCK         9           Write command to first DQS latching transition         tDQSS         0.72         1.25         tCK           DQS falling edge to CK setup time         tDSS         0.2         —         tCK           DQS falling edge hold time from CK         tDSH         0.2         —         tCK           DQS input high pulse width         tDQSH         0.35         —         tCK           DQS input low pulse width         tDQSL         0.35         —         tCK           Address and control input setup time         tIS         0.6         —         ns         8           Address and control input hold time         tIH         0.6         —         ns         8           Address and control input pulse width         tIPW         2.2         —         ns         7           Mode register set command cycle time         tMRD         2         —         tCK	DQ and DM input setup time	tDS	0.4	_	ns	8
Write preamble setup time         tWPRES         0         —         ns           Write preamble         tWPRE         0.25         —         tCK           Write postamble         tWPST         0.4         0.6         tCK         9           Write command to first DQS latching transition         tDQSS         0.72         1.25         tCK         LCK           DQS falling edge to CK setup time         tDSS         0.2         —         tCK         LCK           DQS falling edge hold time from CK         tDSH         0.2         —         tCK         LCK           DQS input low pulse width         tDQSH         0.35         —         tCK         LCK           DQS input low pulse width         tDQSL         0.35         —         tCK         LCK           Address and control input setup time         tIS         0.6         —         ns         8           Address and control input pulse width         tIPW         2.2         —         ns         7           Mode register set command cycle time         tMRD         2         —         tCK           Active to Precharge command period         tRC         55         —         ns           Active to Active/Auto refresh command period	DQ and DM input hold time	tDH	0.4	_	ns	8
Write preamble tWPRE 0.25 — tCK Write postamble tWPST 0.4 0.6 tCK 9 Write command to first DQS latching transition tDQSS 0.72 1.25 tCK  DQS falling edge to CK setup time tDSS 0.2 — tCK  DQS falling edge hold time from CK tDSH 0.2 — tCK  DQS input high pulse width tDQSH 0.35 — tCK  DQS input low pulse width tDQSL 0.35 — tCK  Address and control input setup time tIS 0.6 — ns 8  Address and control input hold time tIH 0.6 — ns 8  Address and control input pulse width tIPW 2.2 — ns 7  Mode register set command cycle time tMRD 2 — tCK  Active to Precharge command period tRAS 40 120000 ns  Active to Active/Auto refresh command period tRC 55 — ns  Active to Read/Write delay tRCD 15 — ns	DQ and DM input pulse width	tDIPW	1.75	_	ns	7
Write postamble tWPST 0.4 0.6 tCK 9  Write command to first DQS latching transition tDQSS 0.72 1.25 tCK  DQS falling edge to CK setup time tDSS 0.2 — tCK  DQS falling edge hold time from CK tDSH 0.2 — tCK  DQS input high pulse width tDQSH 0.35 — tCK  DQS input low pulse width tDQSL 0.35 — tCK  Address and control input setup time tIS 0.6 — ns 8  Address and control input hold time tIH 0.6 — ns 8  Address and control input pulse width tIPW 2.2 — ns 7  Mode register set command cycle time tMRD 2 — tCK  Active to Precharge command period tRAS 40 120000 ns  Active to Active/Auto refresh command period tRC 55 — ns  Active to Read/Write delay tRCD 15 — ns	Write preamble setup time	tWPRES	0	_	ns	
Write command to first DQS latching transition tDQSS 0.72 1.25 tCK  DQS falling edge to CK setup time tDSS 0.2 — tCK  DQS falling edge hold time from CK tDSH 0.2 — tCK  DQS input high pulse width tDQSH 0.35 — tCK  DQS input low pulse width tDQSL 0.35 — tCK  Address and control input setup time tIS 0.6 — ns 8  Address and control input hold time tIH 0.6 — ns 8  Address and control input pulse width tIPW 2.2 — ns 7  Mode register set command cycle time tMRD 2 — tCK  Active to Precharge command period tRAS 40 120000 ns  Active to Active/Auto refresh command period tRFC 70 — ns  Active to Read/Write delay tRCD 15 — ns	Write preamble	tWPRE	0.25	_	tCK	
DQS falling edge to CK setup time tDSS 0.2 — tCK  DQS falling edge hold time from CK tDSH 0.2 — tCK  DQS input high pulse width tDQSH 0.35 — tCK  DQS input low pulse width tDQSL 0.35 — tCK  Address and control input setup time tIS 0.6 — ns 8  Address and control input hold time tIH 0.6 — ns 8  Address and control input pulse width tIPW 2.2 — ns 7  Mode register set command cycle time tMRD 2 — tCK  Active to Precharge command period tRAS 40 120000 ns  Active to Active/Auto refresh command period tRFC 70 — ns  Active to Read/Write delay tRCD 15 — ns	Write postamble	tWPST	0.4	0.6	tCK	9
DQS falling edge hold time from CK  DQS input high pulse width  tDQSH  0.35	Write command to first DQS latching transition	tDQSS	0.72	1.25	tCK	
DQS input high pulse width  tDQSL  0.35	DQS falling edge to CK setup time	tDSS	0.2	_	tCK	
DQS input low pulse width  tDQSL  0.35	DQS falling edge hold time from CK	tDSH	0.2	_	tCK	
Address and control input setup time tIS 0.6 — ns 8  Address and control input hold time tIH 0.6 — ns 8  Address and control input pulse width tIPW 2.2 — ns 7  Mode register set command cycle time tMRD 2 — tCK  Active to Precharge command period tRAS 40 120000 ns  Active to Active/Auto refresh command period tRC 55 — ns  Auto refresh to Active/Auto refresh command period tRFC 70 — ns  Active to Read/Write delay tRCD 15 — ns	DQS input high pulse width	tDQSH	0.35	_	tCK	
Address and control input hold time tIH 0.6 — ns 8  Address and control input pulse width tIPW 2.2 — ns 7  Mode register set command cycle time tMRD 2 — tCK  Active to Precharge command period tRAS 40 120000 ns  Active to Active/Auto refresh command period tRC 55 — ns  Auto refresh to Active/Auto refresh command period tRFC 70 — ns  Active to Read/Write delay tRCD 15 — ns	DQS input low pulse width	tDQSL	0.35	_	tCK	
Address and control input pulse width tIPW 2.2 — ns 7  Mode register set command cycle time tMRD 2 — tCK  Active to Precharge command period tRAS 40 120000 ns  Active to Active/Auto refresh command period tRC 55 — ns  Auto refresh to Active/Auto refresh command period tRFC 70 — ns  Active to Read/Write delay tRCD 15 — ns	Address and control input setup time	tIS	0.6	_	ns	8
Mode register set command cycle time tMRD 2 — tCK  Active to Precharge command period tRAS 40 120000 ns  Active to Active/Auto refresh command period tRC 55 — ns  Auto refresh to Active/Auto refresh command period tRFC 70 — ns  Active to Read/Write delay tRCD 15 — ns	Address and control input hold time	tlH	0.6	_	ns	8
Active to Precharge command period tRAS 40 120000 ns  Active to Active/Auto refresh command period tRC 55 — ns  Auto refresh to Active/Auto refresh command period tRFC 70 — ns  Active to Read/Write delay tRCD 15 — ns	Address and control input pulse width	tIPW	2.2	_	ns	7
Active to Active/Auto refresh command period tRC 55 — ns  Auto refresh to Active/Auto refresh command period tRFC 70 — ns  Active to Read/Write delay tRCD 15 — ns	Mode register set command cycle time	tMRD	2	_	tCK	
Auto refresh to Active/Auto refresh command period tRFC 70 — ns  Active to Read/Write delay tRCD 15 — ns	Active to Precharge command period	tRAS	40	120000	ns	
Active to Read/Write delay tRCD 15 — ns	Active to Active/Auto refresh command period	tRC	55	_	ns	
,	Auto refresh to Active/Auto refresh command period	tRFC	70	_	ns	
Precharge to active command period tRP 15 — ns	Active to Read/Write delay	tRCD	15	_	ns	
	Precharge to active command period	tRP	15	_	ns	



Parameter	Symbol	min.	max.	Unit	Notes
Active to Autoprecharge delay	tRAP	tRCD min.	_	ns	
Active to active command period	tRRD	10	_	ns	
Write recovery time	tWR	15	_	ns	_
Auto precharge write recovery and precharge time	tDAL	(tWR/tCK)+ (tRP/tCK)	_	tCK	13
Internal write to Read command delay	tWTR	2	_	tCK	
Average periodic refresh interval	tREF	_	7.8	μs	

- Notes: 1. All the AC parameters listed in this data sheet is component specifications. For AC testing conditions, refer to the corresponding component data sheet.
  - 2. This parameter defines the signal transition delay from the cross point of CK and /CK. The signal transition is defined to occur when the signal level crossing VTT.
  - 3. The timing reference level is VTT.
  - 4. Output valid window is defined to be the period between two successive transition of data out or DQS (read) signals. The signal transition is defined to occur when the signal level crossing VTT.
  - 5. tHZ is defined as DOUT transition delay from Low-Z to High-Z at the end of read burst operation. The timing reference is cross point of CK and /CK. This parameter is not referred to a specific DOUT voltage level, but specify when the device output stops driving.
  - 6. tLZ is defined as DOUT transition delay from High-Z to Low-Z at the beginning of read operation. This parameter is not referred to a specific DOUT voltage level, but specify when the device output begins driving.
  - 7. Input valid windows is defined to be the period between two successive transition of data input or DQS (write) signals. The signal transition is defined to occur when the signal level crossing VREF.
  - 8. The timing reference level is VREF.
  - 9. The transition from Low-Z to High-Z is defined to occur when the device output stops driving. A specific reference voltage to judge this transition is not given.
  - 10. tCK (max.) is determined by the lock range of the DLL. Beyond this lock range, the DLL operation is not assured.
  - 11. tCK = tCK (min) when these parameters are measured. Otherwise, absolute minimum values of these values are 10% of tCK.
  - 12. VDD is assumed to be 2.6V  $\pm$  0.1V. VDD power supply variation per cycle expected to be less than 0.4V/400 cycle.
  - 13. tDAL = (tWR/tCK)+(tRP/tCK)

For each of the terms above, if not already an integer, round to the next highest integer.

Example: For –5B Speed at CL = 3, tCK = 5ns, tWR = 15ns and tRP= 15ns,

tDAL = (15ns/5ns) + (15ns/5ns) = (3) + (4)

tDAL = 6 clocks

## Timing Parameter Measured in Clock Cycle for Unbuffered DIMM

		Number of clock cycle			
tCK	Symbol	5ns	5ns		
Parameter		min.	max.	Unit	
Write to pre-charge command delay (same bank)	tWPD	4 + BL/2	_	tCK	
Read to pre-charge command delay (same bank)	tRPD	BL/2	_	tCK	
Write to read command delay (to input all data)	tWRD	2 + BL/2	_	tCK	
Burst stop command to write command delay	tBSTW	3	_	tCK	
Burst stop command to DQ High-Z	tBSTZ	3	3	tCK	
Read command to write command delay (to output all data)	tRWD	3 + BL/2	_	tCK	
Pre-charge command to High-Z	tHZP	3	3	tCK	
Write command to data in latency	tWCD	1	1	tCK	
Write recovery	tWR	3	_	tCK	
DM to data in latency	tDMD	0	0	tCK	
Mode register set command cycle time	tMRD	2	_	tCK	
Self refresh exit to non-read command	tSNR	15	_	tCK	
Self refresh exit to read command	tSRD	200	_	tCK	
Power down entry	tPDEN	1	1	tCK	
Power down exit to command input	tPDEX	1	_	tCK	



#### **Pin Functions**

#### CK, /CK (input pin)

The CK and the /CK are the master clock inputs. All inputs except DMs, DQSs and DQs are referred to the cross point of the CK rising edge and the VREF level. When a read operation, DQSs and DQs are referred to the cross point of the CK and the /CK. When a write operation, DMs and DQs are referred to the cross point of the DQS and the VREF level. DQSs for write operation are referred to the cross point of the CK and the /CK.

#### /CS (input pin)

When /CS is low, commands and data can be input. When /CS is high, all inputs are ignored. However, internal operations (bank active, burst operations, etc.) are held.

#### /RAS, /CAS, and /WE (input pins)

These pins define operating commands (read, write, etc.) depending on the combinations of their voltage levels. See "Command operation".

#### A0 to A12 (input pins)

Row address (AX0 to AX12) is determined by the A0 to the A12 level at the cross point of the CK rising edge and the VREF level in a bank active command cycle. Column address (AY0 to AY9) is loaded via the A0 to the A9 at the cross point of the CK rising edge and the VREF level in a read or a write command cycle. This column address becomes the starting address of a burst operation.

#### A10 (AP) (input pin)

A10 defines the precharge mode when a precharge command, a read command or a write command is issued. If A10 = high when a precharge command is issued, all banks are precharged. If A10 = low when a precharge command is issued, only the bank that is selected by BA1, BA0 is precharged. If A10 = high when read or write command, auto-precharge function is enabled. While A10 = low, auto-precharge function is disabled.

#### BA0, BA1 (input pin)

BA0, BA1 are bank select signals (BA). The memory array is divided into bank 0, bank 1, bank 2 and bank 3. (See Bank Select Signal Table)

#### [Bank Select Signal Table]

	BA0	BA1
Bank 0	L	L
Bank 1	Н	L
Bank 2	L	Н
Bank 3	Н	Н

Remark: H: VIH. L: VIL.

#### CKE (input pin)

CKE controls power down and self-refresh. The power down and the self-refresh commands are entered when the CKE is driven low and exited when it resumes to high.

The CKE level must be kept for 1 CK cycle at least, that is, if CKE changes at the cross point of the CK rising edge and the VREF level with proper setup time tIS, at the next CK rising edge CKE level must be kept with proper hold time tIH.

#### DQ (input and output pins)

Data are input to and output from these pins.

#### DQS (input and output pin)

DQS provide the read data strobes (as output) and the write data strobes (as input).



**DM (input pins):** DM is the reference signal of the data input mask function. DMs are sampled at the cross point of DQS and VREF

## VDD (power supply pins)

2.5V is applied. (VDD is for the internal circuit.)

## VDDSPD (power supply pin)

2.5V is applied (For serial EEPROM).

## VSS (power supply pin)

Ground is connected.


## **Detailed Operation Part and Timing Waveforms**

Refer to the EDD2508AMTA-5, EDD2516AMTA-5 datasheet (E0406E).



## **Physical Outline**

Unit: mm



Note: Tolerance on all dimensions  $\pm$  0.13 unless otherwise specified.

ECA-TS2-0040-01

#### **CAUTION FOR HANDLING MEMORY MODULES**

When handling or inserting memory modules, be sure not to touch any components on the modules, such as the memory ICs, chip capacitors and chip resistors. It is necessary to avoid undue mechanical stress on these components to prevent damaging them.

In particular, do not push module cover or drop the modules in order to protect from mechanical defects, which would be electrical defects.

When re-packing memory modules, be sure the modules are not touching each other.

Modules in contact with other modules may cause excessive mechanical stress, which may damage the modules.

MDE0202

#### NOTES FOR CMOS DEVICES -

#### 1 PRECAUTION AGAINST ESD FOR MOS DEVICES

Exposing the MOS devices to a strong electric field can cause destruction of the gate oxide and ultimately degrade the MOS devices operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it, when once it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. MOS devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. MOS devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor MOS devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS DEVICES

No connection for CMOS devices input pins can be a cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. The unused pins must be handled in accordance with the related specifications.

#### 3 STATUS BEFORE INITIALIZATION OF MOS DEVICES

Power-on does not necessarily define initial status of MOS devices. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the MOS devices with reset function have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. MOS devices are not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for MOS devices having reset function.

CME0107



The information in this document is subject to change without notice. Before using this document, confirm that this is the latest version.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Elpida Memory. Inc.

Elpida Memory, Inc. does not assume any liability for infringement of any intellectual property rights (including but not limited to patents, copyrights, and circuit layout licenses) of Elpida Memory, Inc. or third parties by or arising from the use of the products or information listed in this document. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of Elpida Memory, Inc. or others.

Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of the customer's equipment shall be done under the full responsibility of the customer. Elpida Memory, Inc. assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

#### [Product applications]

Elpida Memory, Inc. makes every attempt to ensure that its products are of high quality and reliability. However, users are instructed to contact Elpida Memory's sales office before using the product in aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment, medical equipment for life support, or other such application in which especially high quality and reliability is demanded or where its failure or malfunction may directly threaten human life or cause risk of bodily injury.

#### [Product usage]

Design your application so that the product is used within the ranges and conditions guaranteed by Elpida Memory, Inc., including the maximum ratings, operating supply voltage range, heat radiation characteristics, installation conditions and other related characteristics. Elpida Memory, Inc. bears no responsibility for failure or damage when the product is used beyond the guaranteed ranges and conditions. Even within the guaranteed ranges and conditions, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Elpida Memory, Inc. products does not cause bodily injury, fire or other consequential damage due to the operation of the Elpida Memory, Inc. product.

#### [Usage environment]

This product is not designed to be resistant to electromagnetic waves or radiation. This product must be used in a non-condensing environment.

If you export the products or technology described in this document that are controlled by the Foreign Exchange and Foreign Trade Law of Japan, you must follow the necessary procedures in accordance with the relevant laws and regulations of Japan. Also, if you export products/technology controlled by U.S. export control regulations, or another country's export control laws or regulations, you must follow the necessary procedures in accordance with such laws or regulations.

If these products/technology are sold, leased, or transferred to a third party, or a third party is granted license to use these products, that third party must be made aware that they are responsible for compliance with the relevant laws and regulations.

M01E0107

