

3.3V EEPROM PROGRAMMABLE CLOCK GENERATOR

IDT5V9882T

FEATURES:

- · Three internal PLLs
- · Internal non-volatile EEPROM
- FAST mode I²C serial interfaces
- · Input Frequency Ranges: 1MHz to 400MHz
- · Output Frequency Ranges: 4.9kHz to 500MHz
- Reference Crystal Input with programmable oscillator gain and programmable linear load capacitance
 - Crystal Frequency Range: 8MHz to 50MHz
- · Each PLL has an 8-bit pre-scaler and a 12-bit feedback-divider
- 10-bit post-divider blocks
- Fractional Dividers
- Two of the PLLs support Spread Spectrum Generation capability
- · I/O Standards:
 - Outputs 3.3V LVTTL/LVCMOS, LVPECL, and LVDS
 - Inputs 3.3V LVTTL/LVCMOS
- · Programmable Slew Rate Control
- · Programmable Loop Bandwidth Settings
- · Programmable output inversion to reduce bimodal jitter
- · Individual output enable/disable
- · Power-down mode
- 3.3V V_{DD}
- · Available in TSSOP package

DESCRIPTION:

The IDT5V9882T is a programmable clock generator intended for high performance data-communications, telecommunications, consumer, and networking applications. There are three internal PLLs, each individually programmable, allowing for three unique non-integer-related frequencies. The frequencies are generated from a single reference clock. The reference clock can come from one of the two redundant clock inputs. A glitchless automatic or manual switchover function allows any one of the redundant clocks to be selected during normal operation.


The IDT5V9882T can be programmed through the use of the I^2C interfaces. The programming interface enables the device to be programmed when it is in normal operation or what is commonly known as insystem programmable. An internal EEPROM allows the user to save and restore the configuration of the device without having to reprogram it on power-up.

Each of the three PLLs has an 8-bit pre-scaler and a 12-bit feedback divider. This allows the user to generate three unique non-integer-related frequencies. The PLL loop bandwidth is programmable to allow the user to tailor the PLL response to the application. For instance, the user can tune the PLL parameters to minimize jitter generation or to maximize jitter attenuation. Spread spectrum generation and fractional divides are allowed on two of the PLLs.

There are 10-bit post dividers on five of the six output banks. Two of the six output banks are configurable to be LVTTL, LVPECL, or LVDS. The other four output banks are LVTTL. The outputs are connected to the PLLs via the switch matrix. The switch matrix allows the user to route the PLL outputs to any output bank. This feature can be used to simplify and optimize the board layout. In addition, each output's slew rate and enable/disable function can be programmed.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.


FUNCTIONAL BLOCK DIAGRAM



NOTE

1. OUT3 pair can be configured to be LVDS, LVPECL, or two single-ended LVTTL outputs.

PIN CONFIGURATION




PIN DESCRIPTION

Pin Name	Pin#	I/O	Туре	Description			
XTALIN/REFIN	IN/REFIN 3 I LVTTL			CRYSTAL_IN - Reference crystal input or external reference clock input			
XTALOUT	4	0	LVTTL	CRYSTAL_OUT - Reference crystal feedback			
GINO/SDAT	16	_	LVTTL	Multi-purpose inputs. Can be used for Frequency Control or SDAT(I ² C).			
GIN1/SCLK	17		LVTTL	Multi-Purpose inputs. Can be used for Frequency Control or SDAT(I ² C).			
SHUTDOWN/OE/SUSPEND	20		LVTTL	Enables/disables the outputs, PLLs or powers down the chip.			
I2C_mfc	18		3-level ⁽¹⁾	I ² C (HIGH) or MFC Mode (MID)			
OUT1	5	0	LVTTL	Configurable clock output 1. Can also be used to buffer the reference clock.			
OUT2	1	0	LVTTL	Configurable clock output 2			
OUT3	7	0	Adjustable ⁽²⁾	Configurable clock output 3, Single-Ended or Differential when combined with OUT3			
OUT3	8	0	Adjustable ⁽²⁾	Configurable complementary clock output 3, Single-Ended or Differential when combined with OUT3			
OUT4	13	0	LVTTL	Configurable clock output 4			
VDD	2, 13, 19			3.3V Power Supply			
GND	6, 15			Ground			


- 1. 3-level inputs are static inputs and must be tied to Vob or GND or left floating. These inputs are internally biased to Vob/2. They are not hot-insertable or over voltage tolerant.

 2. Outputs are user programmable to drive single-ended 3.3V LVTTL, differential LVDS, or differential LVPECL interface levels.


PLL FEATURES AND DESCRIPTIONS



PLL0 Block Diagram



PLL1 Block Diagram



PLL2 Block Diagram

	Pre-Divider (D) Values	Multiplier (M) Values	Programmable Loop Bandwidth	Spread Spectrum Generation Capability
PLL0	1 - 255	2 - 8190	yes	yes
PLL1	1 - 255	2 - 8190	yes	yes
PLL2	1 - 255	1 - 4095	yes	no

CRYSTAL INPUT (XTALIN/REFIN)

The crystal oscillators should be fundamental mode quartz crystals: overtone crystals are not suitable. Crystal frequency should be specified for parallel resonance with 50Ω maximum equivalent series resonance.

When the XTALIN/REFIN pin is driven by a crystal, it is important to set the internal oscillator inverter drive strength and internal tuning/load capacitor values correctly to achieve the best clock performance. These values are programmable through an I²C_MFC interface to allow for maximum compatibility with crystals from various manufacturers, processes, performances, and qualities. The internal load capacitors are true parallel-plate capacitors for ultralinear performance. Parallel-plate capacitors were chosen to reduce the frequency shift that occurs when non-linear load capacitance interacts with load, bias, supply, and temperature changes. External non-linear crystal load capacitors should not be used for applications that are sensitive to absolute frequency requirements. The value of the internal load capacitors are determined by XTALCAP[7:0] bits, (0x07). The load capacitance can be set with a resolution of 0.125 pF for a total crystal load range of 3.5pF to 35.4pF. Check with the vendor's crystal load capacitance specification for the exact setting to tune the internal load capacitor. The following equation governs how the total internal load capacitance is set.

XTAL load cap = 3.5pF + XTALCAP[7:0] * 0.125pF (Eq. 1)

Parameter	Bits	Step	Min	Max	Units
XTALCAP	8	0.125	0	32	pF

When using an external reference clock instead of a crystal on the XTAL/REFIN pin, the input load capacitors may be completely bypassed. This allows for the input frequency to be up to 200MHz. When using an external reference clock, the XTALOUT pin must be left floating, XTALCAP must be programmed to the default value of "0", and crystal drive strength bit, XDRV (0x06), must be set to the default value of "11".

PRE-SCALER, FEEDBACK-DIVIDER, AND POST-DIVIDER

Each PLL incorporates an 8-bit pre-scaler and a 12-bit feedback divider which allows the user to generate three unique non-integer-related frequencies. For output banks OUT2-OUT4, each bank has a 10-bit post-divider. The following equation governs how the frequency on output banks OUT2-4 is calculated.

Four =
$$\frac{\text{Fin * D}\left(\frac{M}{}\right)}{\text{P*2}}$$
 (Eq. 2)

Where F_{IN} is the reference frequency, M is the total feedback-divider value, D is the pre-scaler value, P is the total post-divider value, and F_{OUT} is the resulting output bank frequency. The value 2 in the denominator is due to the divide-by-2 on each of the output banks OUT2-4. Note that OUT1 does not have any type of post-divider. Also, programming any of the dividers may cause glitches on the outputs.

Pre-Scaler

D[7:0] are the bits used to program the pre-scaler for each PLL, D0 for PLL0, D1 for PLL1, and D2 for PLL2. The pre-scalers divide down the reference clock with integer values ranging from 1 to 255. To maintain low jitter, the divided down clock must be higher than 400KHz; it is best to use the smallest D divider value possible. If D is set to '0x00', then this will power down the PLL and all the outputs associated with that PLL.

Feedback-Divider

N[11:0] and A[3:0] are the bits used to program the feedback-divider for PLL0 (N0 and A0) and PLL1 (N1 and A1). If spread spectrum generation is enabled for either PLL0 or PLL1, then the SS_OFFSET[5:0] bits (0x61, 0x69) would be factored into the overall feedback divider value. See the SPREAD SPECTRUM GENERATION section for more details on how to configure PLL0 and PLL1 when spread spectrum is enabled. The two PLLs can also be configured for fractional divideratios. See FRACTIONAL DIVIDER for more details. For PLL2, only the N[11:0] bits (N2) are used to program its feedback divider and there is no spread spectrum generation and fractional divides capability. The 12-bit feedback-divider integer values range from 1 to 4095.

The following equations govern how the feedback divider value is set. Note that the equations are different for PLL0/PLL1 and PLL2

PLL0 and PLL1:

```
M = 2*N[11:0] + A[3:0] + 1 + SS_OFFSET[5:0] * 1/64 (Eq. 3)

M = 2*N[11:0] + A[3:0] + 1 (spread spectrum disabled) (Eq. 4)

A[3:0] = 0000 = -1

= 0001 = 1

= 0010 = 2

= 0011 = 3

...

= 1111 = 15
```

Note: A[3:0] < (N[11:0] - 1), must be met when using A.

PLL2:

M = N[11:0] (Eq. 5)


The user can achieve an even or odd integer divide ratio for both PLL0 and PLL1 by setting the A[3:0] bits accordingly and disabling the spread spectrum. A fractional divide can also be set for PLL0 and PLL1 by using the A[3:0] bits in conjunction with the SS_OFFSET[5:0] bits, which is detailed in the FRACTIONAL DIVIDER section. Note that the VCO has a frequency range of 10MHz to 1100MHz. To maintain low jitter, it is best to maximize the VCO frequency. For example, if the reference clock is 100MHz and a 200MHz clock is required, to achieve the best jitter performance, multiply the 100MHz by 11 to get the VCO running at the highest possible frequency of 1100MHz and then divide it down to get 200MHz. Or if the reference clock is 25MHz and 20MHz is the required clock, multiply the 25MHz by 40 to get the VCO running at 1000MHz and then divide it down to get 20MHz. If N is set to '0x00', the VCO will slew to the minimum frequency.

Post-Divider

Q[9:0] are the bits used to program the 10-bit post-dividers on output banks OUT2-4. OUT1 bank does not have a 10-bit post-divider or any other post-divide along its path. The 10-bit post-dividers will divide down the output banks' frequency with integer values ranging from 1 to 1023.

There is the option to choose between disabling the post-divider, utilizing a div/1, a div/2, or the 10-bit post-divider by using the PM[1:0] bits. Each bank, except for OUT1, has a set of PM bits. When disabling the post-divider, no clock will appear at the outputs, but will remain powered on. The values are listed in the table below.

PM[1:0]	P Post-Divider				
00	disabled				
01	div/1				
10	div/2				
11	Q[9:0] + 2 (Eq. 6)				



Note that the actual 10-bit post-divider value has a 2 added to the integer value Q and the outputs are routed through another div/2 block. The post-divider should never be disabled unless the output bank will never be used during normal operation. The output frequency range for LVTTL outputs are from 4.9KHz to 200MHz. The output frequency range for LVPECL/LVDS outputs are from 4.9KHz to 500MHz.

SPREAD SPECTRUM GENERATION

PLL0 and PLL1 support spread spectrum generation capability, which users have the option of turning on and off. Spread spectrum profile, frequency, and spread are fully programmable (within limits). The programmable spread spectrum generation parameters are TSSC[3:0], NSSC[3:0], SS_OFFSET[5:0], SD[3:0], DITH, and X2 bits. These bits are in the memory address range of 0x60 to 0x67 for PLL0 and 0x68 to 0x6F for PLL1. The spread spectrum generation on PLL0 & PLL1 can be enabled/disabled using the TSSC[3:0] bits. To enable spread spectrum, set TSSC > '0' and set NSSC, SD[3:0], SD[5:0], and the A[3:0] in the total M value accordingly. And to disable, set TSSC = '0'.

TSSC[3:0]

These bits are used to determine the number of phase/frequency detector cycles per spread spectrum cycle (ssc) steps. The modulation frequency can be calculated with the TSSC bits in conjunction with the NSSC bits. Valid TSSC integer values for the modulation frequency range from 5 to 14.

NSSC[3:0]

These bits are used to determine the number of delta-encoded samples used for a single quadrant of the spread spectrum waveform. All four quadrants of the spread spectrum waveform are mirror images of each other. The modulation frequency is also calculated based off the NSSC bits in conjunction with the TSSC bits. Valid NSSC integer values range from 1 to 6.

SS_OFFSET[5:0]

These bits are used to program the fractional offset with respect to the nominal M integer value. For center spread, the SS_OFFSET should be set to '0' so the spread spectrum waveform is about the nominal M (Mnom) value. For down spread, the SS_OFFSET > '0' so the spread spectrum wavform is about the (Mideal -1 = Mnom) value. The downspread percentage can be thought of in terms of center spread. For example, a downspread of -1% can also be considered as a center spread of $\pm 0.5\%$ but with Mnom shifted down by one and offset. The SS_OFFSET has integer values ranging from 0 to 63.

SD[3:0]

These bits are used to shape the profile of the spread spectrum waveform. These are delta-encoded samples of the waveform. There are twelve sets of SD samples for each PLL. The NSSC bits determine how many of these samples are used for the waveform. The sum of these delta-encoded samples (sigma-delta-encoded samples) determine the amount of spread and should not exceed (63 - SS_OFFSET). The maximum spread is inversely proportional to the nominal M integer value.

DITH

This bit is for dithering the sigma-delta-encoded samples. This will randomize the least-significant bit of the input to the spread spectrum modulator. Set the bit to '1' to enable dithering.

X2

This bit will double the total value of the sigma-delta-encoded-samples which will increase the amplitude of the spread spectrum waveform by a factor of two. When X2 is '0', the amplitude remains nominal but if set to '1', the amplitude is increased by x2.

The following equations govern how the spread spectrum is set:

```
Tssc = TSSC[3:0] + 2 \qquad (Eq. 7)
Nssc = NSSC[3:0] * 2 \qquad (Eq. 8)
SD[3:0]_{K} = S_{J+1}(unencoded) - S_{J}(unencoded) \qquad (Eq. 9)
where S_{J} is the unencoded sample out of a possible 12 and SD_{K} is the delta-encoded sample out of a possible 12.
Amplitude = (2*N[11:0] + A[3:0] + 1) * Spread\% / 100 \qquad (Eq. 10)
if 1 < Amp < 2, then set X2 bit to '1'.
```

Modulation frequency:

FPFD = FIN / D (Eq. 11) Fvco = FPFD * MNOM (Eq. 12)

Fssc = Fpfd / (4 * Nssc * Tssc) (Eq. 13)

Spread:

 $\Sigma\Delta = SD_0 + SD_1 + SD_2 + \dots + SD_{11}$

the number of samples used depends on the Nssc value

Σ∆≤63 - SS_OFFSET


$$\pm Spread\% = \frac{\Sigma \Delta * 100}{64 * (2*N[11:0] + A{3:0} + 1)}$$
 (Eq. 14)

 \pm Max Spread% / 100 = 1 / Mnom or 2 / Mnom (X2=1)

Profile:

Waveform starts with SS_OFFSET, SS_OFFSET + SDJ, SS_OFFSET + SDJ+1, etc.

Nssc



Spread Spectrum Using Sinusoidal Profile

Example

FIN = 25MHz, FOUT = 100MHz, FSSC = 33KHz with center spread of ±2%. Find the necessary spread spectrum register settings.

Since the spread is center, the SS_OFFSET can be set to '0'. Solve for the nominal M value; keep in mind that the nominal M should be chosen to maximize the VCO. Start with D = 1, using Eq.10 and Eq.11.

 $M_{NOM} = 1100MHz / 25MHz = 44$

Using Eq.4, we arbitrarily choose N = 20, A = 3. Now that we have the nominal M value, we can determine TSSC and NSSC by using Eq.12.

$$Nssc * Tssc = 25MHz / (33KHz * 4) = 190$$

However, using Eq. 7 and Eq.8, we find that the closest value is when TSSC = 14 and NSSC = 6. Keep in mind to maximize the number of samples used to enhance the profile of the spread spectrum waveform.

TSSC = 14 + 2 = 16NSSC = 6 * 2 = 12NSSC * TSSC = 192

Use Eq.14 to determine the value of the sigma-delta-encoded samples.

$$\pm 2\% = \frac{\sum \Delta * 100}{64 * 44}$$

$$\Sigma \Delta = 56.32$$

Either round up or down to the nearest integer value. Therefore, we end up with 56 or 57 for sigma-delta-encoded samples. Since the sigma-delta-encoded samples must not exceed 63 with SS_OFFSET set to '0', 56 or 57 is well within the limits. It is the discretion of the user to define the shape of the profile that is better suited for the intended application.

Using Eq.14 again, the actual spread for the sigma-delta-encoded samples of 56 and 57 are ±1.99% and ±2.02%, respectively.

Use Eq.10 to determine if the X2 bit needs to be set;

Amplitude =
$$44 * (1.99 \text{ or } 2.02) / 100 = 0.44 < 1$$

Therefore, the X2 = '0'. The dither bit is left to the discretion of the user.

The example above was of a center spread using spread spectrum. For down spread, the nominal M value can be set one integer value lower to 43. Note that the 5v9882T should not be programmed with TSSC > '0', SS_OFFSET = '0', and SD = '0' in order to prevent an unstable state in the modulator. The PLL loop bandwidth must be at least 10x the modulation frequency along with higher damping (larger \omegaz) to prevent the spread spectrum from being filtered and reduce extraneous noise. Refer to the LOOP FILTER section for more detail on \omegaz. The A[3:0] must be used for spread spectrum, even if the total multiplier value is an even integer.

FRACTIONAL DIVIDER

There is the option for the feedback-divider to be programmed as a fractional divider for only PLL0 and PLL. By setting TSSC > '0' and SD bits to '0', the SS_OFFSET bits would determine the fractional divide value. See the SPREAD SPECTRUM GENERATION section for more details on the TSSC, SD, and SS_OFFSET bits. The following equation governs how the fractional divide value is set.

$$M = 2*N[11:0] + A[3:0] + 1 + SS_OFFSET[5:0] *1/64$$

The spread spectrum parameters such as the modulation frequency and profile will not be enabled nor will it have any impact on the PLL output when the PLL is programmed for fractional divide.

The following is an example of how to set the fractional divider.

Example

FIN = 20MHz, FOUT1 = 168.75MHz, FOUT2 = 350MHz

Solving for 350MHz using Eq.2 and Eq.3 with PLL0 and spread spectrum off,

$$350MHz = 20MHz * (M / D)$$

P * 2

For better jitter performance, keep D as small as possible

$$\frac{350MHz * 2}{20MHz} = \frac{M}{P} = \frac{35}{1}$$

Therefore, we have D = 1, M = 35 (N = 16, A = 2) for PLL0 with P = 1 on output bank4 resulting in 350MHz.

Solving for 168.75MHz with PLL1 and fractional divide enabled:

$$168.75MHz = 20MHz * (M / D)$$

P * 2

$$\frac{168.75\text{MHz} \times 2}{20\text{MHz}} = \frac{M}{P} = \frac{16.875}{2} \text{ or } \frac{33.75}{2}$$

The 33.75 value is chosen to achieve the highest VCO frequency possible. Next step is to figure out the setting for the fractional divide using Eq.3.

$$33.75 = 2*N + A + 1 + SS_OFFSET * 1/64$$

Integer value 33 can be determined by N and A, thus leaving 0.75 left to be solved.


Therefore, we have D=1, M=33.75 (N=15, A=2, SS_OFFSET=48) for PLL1 with P=2 on an output bank resulting in 168.75MHz.

The fractional divider can be determined if it is needed by following the steps in the previous example. Note that the 5v9882T should not be programmed with TSSC > '0', SS_OFFSET = '0', and SD = '0' in order to prevent an unstable state in the modulator. The A[3:0] must be used and set to be greater than '2' for a more accurate fractional divide.

LOOPFILTER

The loop filter for each PLL can be programmed to optimize the jitter performance. The low-pass frequency response of the PLL is the mechanism that dictates the jitter transfer characteristics. The loop bandwidth can be extracted from the jitter transfer. A narrow loop bandwidth is good for jitter attenuation while a wide loop bandwidth is best for low jitter generation. The specific loop filter components that can be programmed are the resistor via the RZ[3:0] bits, pole capacitor via the CZ[3:0] bits, zero capacitor via the CP[3:0] bits, and the charge pump current via the IP[2:0] bits.

The following equations govern how the loop filter is set.



Charge Pump and Loop Filter Configuration

Resistor (Rz) =
$$0.3K\Omega + RZ[3:0] * 1K\Omega$$
 (Eq. 15)

Zero capacitor (Cz) =
$$6pF + CZ[3:0] * 27.2pF$$
 (Eq. 16)

Pole capacitor (Cp) =
$$1.3pF + CP[3:0] * 0.75pF$$
 (Eq. 17)

Charge pump current (Ip) =
$$5 * 2^{IP[2:0]} \mu A$$
 (Eq. 18)

Parameter	Parameter Bits		Min	Max	Units
RZ	4	1	0.3	15.3	КΩ
CZ	4	27.2	6	414	pF
СР	4	0.75	1.3	12.55	pF
IP	3	2 ⁿ	5	640	μΑ

PLL loop filter design is beyond the scope of this datasheet. Refer to design procedures for 3-order charge-pump based PLLs. For the sake of simplicity, the fastest and easiest way to calculate the PLL loop bandwidth (Fc) given the programmable loop filter parameters is as follows.

PLL Loop Bandwidth:

Charge pump gain (K
$$\phi$$
) = Ip / 2π (Eq. 19)
VCO gain (Kvco) = 950MHz/V * 2π (Eq. 20)

M = Total multiplier value (See the PRE-SCALERS, FEEDBACK-DIVIDERS, POST-DIVIDERS section for more detail)

$$\omega c = \frac{Rz * K \phi * K v co * Cz}{M * (Cz + Cp)}$$
 (Eq. 21)

$$Fc = \omega c / 2\pi$$
 (Eq. 22)

Note, the phase/frequency detector frequency (FPFD) is typically seven times the PLL closed-loop bandwidth (Fc) but too high of a ratio will reduce your phase margin thus compromising loop stability.

To determine if the loop is stable, the phase margin (ω m) would need to be calculated as follows.

Phase Margin:

$$\omega \mathbf{z} = 1 / (Rz * Cz)$$

$$\omega \mathbf{p} = \frac{Cz + Cp}{Rz * Cz * Cp}$$
(Eq. 23)

$$\phi m = (360 / 2\pi) * [tan^{-1}(\omega c / \omega z) - tan^{-1}(\omega c / \omega p)]$$
 (Eq. 25)

To ensure stability in the loop, the phase margin is recommended to be > 60° but too high will result in the lock time being excessively long. Certain loop filter parameters would need to be compromised to not only meet a required loop bandwidth but to also maintain loop stability.

Example

Fc = 150KHz is the desired loop bandwidth. The total M value is 850. The ratio of ω / ω should be at least 4. A rule of thumb that will help to aid the way, the ω / ω ratio should be at least 4. Given Fc and M, an optimal loop filter setting needs to be solved for that will meet both the PLL loop bandwidth and maintain loop stability.

The charge pump gain should be relatively small as possible to achieve a low loop bandwidth.

$$lp = 40uA$$
.

$$K\phi^* Kvco = 950MHz/V * 40uA = 38000A/Vs$$

Loop Bandwidths

$$\omega c = 2\pi * Fc = 9.42x10^5 S^{-1}$$

$$\omega uz = \omega p / \omega c = 4$$
 (Eq. 26)

$$\omega c^2 = \omega p * \omega z$$
 (Eq. 27)

$$\omega p = \frac{Cz + Cp}{Rz \cdot Cz \cdot Cp} = \omega z (1 + Cz / Cp)$$

Solving for Cz, Cp, and Rz

Knowing $\omega = Rz * K\phi * Kvco * Cz$ and substituting in the equations from above, M * (Cz + Cp)

Cz >>> Cp, therefore, we can easily derive Cp to be

$$Cp = \frac{K\phi^* Kvco}{M^* \omega c^2 \omega z} = 12.60pF$$

Similarly for Cz and Rz

$$Cz = \frac{K\phi^* \text{ Kyco }^* (\omega_1 z^2 - 1) = Cp^* (\omega_1 z^2 - 1)}{M^* \omega_2^2 \omega_1 z} = 189pF$$

$$Rz = \frac{M * \omega * \omega z^2}{K \phi * Kvco * (\omega z^2 - 1)} = 22.48 K\Omega$$

Based on the loop filter parameter equations from above, since there are no possible values of 12.60pF for Cp, 189pF for Cz, and 22.48K Ω for Rz, the next possible values within the loop filter settings are 12.55pF (CP[3:0]=1111), 196.4pF (CZ[3:0]=0111), and 15.3K Ω (RZ[3:0]=1111), respectively. This loop filter setting will yield a loop bandwidth of about 102KHz. The phase margin must be checked for loop stability.

$$\phi m = (360 / 2\pi) * [tan^{-1} (6.41x10^5 s^{-1} / 3.33x10^5 s^{-1}) - tan^{-1} (6.41x10^5 s^{-1} / 5.54x10^6 s^{-1})] = 56^{\circ}$$

Although slightly below 60°, the phase margin would be acceptable with a fairly stable loop.

CONFIGURING THE MULTI-PURPOSE I/Os

The 5V9882T can operate in two distinct modes. These modes are controlled by the I²C_MFC pin. The general purpose I/O pins (GIN0 and GIN1) have different uses depending on the mode of operation. The modes of operation are:

- 1) Manual Frequency Control (MFC) Mode for PLL0 Only
- 2) I²C Programming Mode

Along with the GINx pins are also GOUTx output pins that can take up a different function depending on the mode of operation. See table below for description.

Multi-F	Purpose Pins	Other Signal Functions	Signal Description
	GIN0	SDAT	I ² C serial data input / config select input
	GIN1	SCLK	I ² C clock input / config select input

Each PLL's programming registers can store up to four different Dx and Mx configurations in combination with two different P configurations in MFC modes. The post-divider should never be disabled in any of the two P configurations unless the output bank will never be used during normal operation. The PLL's loop filter settings also has four different configurations to store and select from. This will be explained in the MODE1 and MODE2 sections. The use of the GINx pins in MFC mode control the selection of these configurations.

MODE1 - Manual Frequency Control (MFC) Mode for PLL0 Only

In this mode, only the configuration of PLL0 can be changed during operation. The GIN0 and GIN1 pins control the selection of up to four different D0, M0, P, RZ0, CZ0, PZ0, and IP0 stored configurations.

The output banks will each have two P configurations that can be associated with each of the PLL configurations. Each of the two P configurations has its own set of PM bits (See the PRE-SCALERS, FEEDBACK-DIVIDERS, POST-DIVIDERS section for more detail on the PM bits). Use the ODIV bit to choose which post-divider configuration to associate with a specific PLL configuration. For example, if ODIV0_CONFIG0=1, then when Config0 is selected Qx[9:0]_CONFIG1 is selected as the post-divider value to be used. Or if ODIV2_CONFIG3 = 0, then when CONFIG7 is selected, Qx[9:0]_CONFIG0 is selected. Note that there is an ODIVx bit for each of the PLL configurations. In this way, the post-divider values can change with the configuration.

To enter this mode, I²C_MFC pin must be left floating.

GIN1 Pin	GIN0 Pin	PLL0 Configuration Selection (Mode 1)
0	0	Configuration 0: D0_CONFIG0, M0_CONFIG0, and ODIV0_CONFIG0
0	1	Configuration 1: D0_CONFIG1, M0_CONFIG1, and ODIV0_CONFIG1
0	0	Configuration 2: D0_CONFIG2, M0_CONFIG2, and ODIV0_CONFIG2
0	1	Configuration 3: D0_CONFIG3, M0_CONFIG3, and ODIV0_CONFIG3

MODE2 - I²C Programming Mode

In this mode, GIN0, GIN1, GIN3 and GIN5 become SDAT (I²C data), SCLK (I²C clock), SUSPEND and CLK_SEL signal pins, respectively. The output GOUT0 will become an indicator for loss of PLL lock (LOSS_LOCK). GOUT1 pin will become an indicator for loss of the selected clock (LOSS_CLKIN). GIN2 and GIN4 are not available to users.

To enter this mode, I²C_MFC pin must be set HIGH.

	Manual Frequency Control modes				
Multi-Purpose pins	Mode1	I ² C			
GIN0	GIN0	SDAT			
GIN1	GIN1	SCLK			

NOTE

 The PLL(s) will lock onto the primary clock and the manual switchover can be controlled by the PRIMCLK bit.

Understanding the GIN Signals

During power up, the part will virtually be in MFC mode 2, therefore, the values of GIN1 and GIN0 will be latched and used for PLL configuration selection, regardless of the state of the I^2C_MFC pin. This means that when in programming mode, the PLL configuration can only be changed by writing directly to the registers of the currently selected configuration. When in MFC mode, configuration 0 or 1 should be selected if you do not want to change configurations when entering or leaving programming mode. The GIN pins should be held LOW during power up to select configuration 0 as default.

When not in programming mode, the GIN inputs directly control the selected configuration. The internal GINx signals can be individually disabled via programming the GINEN bits (0x06). When disabled by setting GINENx to "0", the GINx inputs may be left floating, but during power up, the GIN pins will still latch. Disabled inputs are interpreted as LOW by the internal state machines. Even if disabled, GIN1 and GIN0 pins will be enabled if required for I^2C_MFC programming functions when in programming mode.

SHUTDOWN/SUSPEND/ENABLE OF OUTPUTS


There are two external pins along with internal bits that control the enabling/disabling of the output banks. The SHUTDOWN/SUSPEND/OE pin, along with the internal bits, control the enabling and disabling of the output bank and PLLs. This pin can be programmed to function as an output enable, PLL power down, or global shutdown. The polarity of the SHUTDOWN/OE signal pin can be programmed to be either active HIGH or LOW with the SP bit (0x1C). When SP is "0", the pin becomes active HIGH and when SP is "1", the pin becomes active LOW. The SH bit(0x1C) determines the function of the SHUTDOWN/OE signal pin. If SH is "1", the signal pin is SHUTDOWN and functions as a global shutdown. This will override the OEx (0x1C), OSx (0x1D), and PLLSx (0x1E) bits. If SH is "0", the signal pin is OE and functions as an enable/disable of the output banks. If used as an output enable/disable, each output bank can be individually programmed to be enabled or disabled by the OE pin. by setting OEx bits to "1". If the OE signal pin is asserted, the output banks that has their corresponding OEx bit set to "1" will be disabled. The OEMx bits determine the outputs' disable state. When set to "0x" the outputs will be tristated. When set to "10", the outputs will be pulled low. When set to "11", the outputs will be pulled high. Inverted outputs will be parked in the opposite state. If the OEx bits are set to "0", the states of the OE pin to Vdd or GND (depending if it is active HIGH or LOW) as if to disable the outputs. Then toggle the OEx bits to either "0" to enable or "1" to disable.

When the chip is in shutdown, the outputs, the reference oscillator, and the I^2C_MFC pin are powered down. The outputs will be tristated and the I^2C_MFC pin will be set to MFC mode (MID level). Programming will not be allowed. The GINx pins and clock inputs remain operational. The PLL is not disabled. The SHUTDOWN pin must be deasserted in order to program the part or to resume operation.

The SUSPEND function can be used to power down the PLL and/or output banks. Each output bank can be individually programmed to be enabled or disabled by the SUSPEND signal pin by setting the OSx bits to "1". If the SUSPEND signal pin is asserted, the output banks that has their corresponding OSx bit set to "1" will be powered down and outputs tristated. If the OSx bits are set to "0", the states of the corresponding output banks will not be impacted by the state of the SUSPEND pin. There is also an option to suspend individual PLLs by setting the PLLSx bits (0x1E) to "1". This will associate the PLL to the SUSPEND pin. When the pin is asserted, the corresponding PLLs will be powered down. It will not only power down the PLL but also any output bank associated with it. The PLLSx bits will override the OSx bits.

In the event of a PLL suspend, the PLL must achieve lock again after it has been re-enabled. In the event of a global shutdown, the PLL does not have to re-acquire lock since it is not disabled.

MANUAL FREQUENCY CONTROL (MFC) BLOCK DIAGRAM




MFC = MODE

NOTES:

This illustration shows how the configurations are arranged for each PLL. There is an ODIV bit associated with each of the four configurations.

- GINO and GIN1 control four configurations from PLLO.
- ODIV from each configuration determines the selection of two Output Divider Px Configurations.

BLOCK DIAGRAM FOR SHUTDOWN/OE CONTROL SIGNAL



NOTE:

This illustration shows the internal logic behind the SHUTDOWN/OE pin and the bits associated with it.

POWER UP AND POWER SAVING FEATURES

If a global shutdown is enabled, SHUTDOWN/SUSPEND/OE pin asserted, most of the chip except for the PLLs will be powered down. In order to have a complete power down of the chip, the PLLs must be powered down via the SUSPEND function or by setting the pre-scaler bits to '0x00' and disable the internal GINx signals via the enable bits at memory address 0x05. Note that the register bits will not lose their state in the event of a chip power-down. The only possibility that the register bits will lose their state is if the part was power-cycled. After coming out of shutdown mode, the PLLs will require time to relock.

During power up, the values of GIN1 and GIN0 will be latched and used for PLL configuration selection, regardless of the state of the I^2C_MFC pin and GINx being disabled via the GINENx bits. The GIN pins should be held LOW during power up to select configuration0 as default. The output levels will be at an undefined state during power up.

The post-divider should never be disabled via PM bits after power up, or else it will render the output bank completely non-functional during normal operation, (unless the output bank itself will not be used at all).

During power up, the VDD ramp must be monotonic.


CLOCK SWITCH MATRIX AND OUTPUTS

All three PLL outputs and the currently selected input clock source are routed into and through a clock matrix. The user is able to select which PLL output and clock source is routed to which output bank via the SRCx bits (0x34, 0x35). Each output bank has its own set of SRC bits. Refer to the RAM table for more information. Note that OUT1 will be based off the reference clock and the only output bank toggling under the default RAM bit settings.

Outputs 1, 2 and 4 are 3.3V LVTTL. Outputs bank 3 can be 3.3V LVTTL, LVPECL or LVDS. The LVDS and LVPECL selection is determined by the LVLx bits (0x54, 0x58). Each output bank has individual slew-rate control (SLEWx bits). Each output can be individually inverted (INVx bits); when using LVPECL or LVDS modes, one of the outputs in each LVPECL/LVDS pair should be inverted. All output banks except OUT1 have a programmable 10-bit post-divider (Qx bits) with two selectable divide configurations via the ODIVx bits.

There are four settings for the programmable slewrate, 0.7V/ns, 1.25V/ns, 2V/ns, and 2.75V/ns; this only applies to the 3.3V LVTTL outputs. The differential outputs are not slewrate programmable in LVPECL or LVDS modes. SLEW3 must be set to 2.75V/ns for stable output operation. For LVTTL output frequency rates higher than 100MHz, a slewrate of 2V/ns or greater should be selected. Each output can also be enabled/disabled, which is described in the 'SHUTDOWN/ SUSPEND/ENABLE of OUTPUTS' section. Refer to the RAM table for all binary settings.

HIGH LEVEL BLOCK DIAGRAM FOR CONFIGURATION SCHEME



NOTE: Diagram does not represent actual number of die on chip.

PROGRAMMING THE DEVICE

I²C may be used to program the 5V9882T. The I²C_MFC pin selects the I²C when HIGH.

Hardwired Parameters for the IDT5V9882T

Device (slave) address = 7'b1101010 ID Byte for the 5V9882T = 8'b00010000

I²C PROGRAMMING

The 5v9882T is programmed through an I^2C -Bus serial interface, and is an I^2C slave device. The read and write transfer formats are supported. The first byte of data after a write frame to the correct slave address is interpreted as the register address; this address auto-increments after each byte written or read. The frame formats are shown below.





Figure 1: Framing

Each frame starts with a "Start Condition" and ends with an "End Condition". These are both generated by the Master device.



The first byte transmitted by the Master is the Slave Address followed by the R/W bit. The Slave acknowledges by sending a "1" bit.

Figure 2: First Byte Transmittetd on FC Bus

EXTERNAL I2C INTERFACE CONDITION

KE	Y:
	From Master to Slave
	From Master to Slave, but can be omitted if followed by the correct sequence Normally data transfer is terminated by a STOP condition generated by the Master. However, if the Master still wishes to communicate on the bus, it car generate a repeated START condition, and address another Slave address without first generating a STOP condition.
	From Slave to Master

SYMBOLS:

ACK - Acknowledge (SDA LOW)

NACK - Not Acknowledge (SDA HIGH)

Sr - Repeated Start Condition

S - START Condition

P - STOP Condition

PROGWRITE

S	Address	R/W	ACK	Command Code	ACK	Register	ACK	Data	ACK	Р]
	7-bits	0	1-bit	8-bits: xxxxxx00	1-bit	8-bits	1-bit	8-bits	1-bit]

Figure 3: Progwrite Command Frame

Writes can continue as long as a Stop condition is not sent and each byte will increment the register address.

PROGREAD

Note: If the expected read command is not from the next higher register to the previous read or write command, then set a known "read" register address prior to a read operation by issuing the following command:

S	Address	R/W	ACK	Command Code	ACK	Register	ACK /
	7-bits	0	1-bit	8-bits: xxxxxx00	1-bit	8-bits	1-bit

Figure 4a: Prior to Progread Command Set Register Address

The user can ignore the STOP condition above and use a repeated START condition instead, straight after the slave acknowledgement bit (i.e., followed by the Progread command):

Sr	Address	R/W	ACK	ID Byte	ACK	Data_1	ACK	Data_2	ACK	Data_last	NACK	Р
	7-bits	1	1-bit	8 bits	1-bit	8-bits	1-bit	8-bits	1-bit	8-bits	1-bit	

Figure 4b: Progread Command Frame

Note: Figure 4b above by itself is the Progread command format. The ID byte for the 5V9882T is 10hex. Each byte recieved increments the register address.

PROGSAVE

S Address R/W ACK Command Code ACK P 7-bits 0 1-bit 8-bits:xxxxxx01 1-bit

PROGRESTORE

S	Address	R/W	ACK	Command Code	ACK	Р
	7-bits	0	1-bit	8-bits:xxxxxx10	1-bit	

NOTE:

PROGWRITE is for writing to the 5v9882T registers.

PROGREAD is for reading the 5v9882T registers.

PROGSAVE is for saving all the contents of the 5v9882T registers to the EEPROM.

PROGRESTORE is for loading the entire EEPROM contents to the 5v9882T registers.

EEPROMINTERFACE

The IDT5V9882T can also store its configuration in an internal EEPROM. The contents of the device's internal programming registers can be saved to the EEPROM by issuing a save instruction (ProgSave) and can be loaded back to the internal programming registers by issuing a restore instruction (ProgRestore). To initiate a save or restore using I²C, only two bytes are transferred. The Device Address is issued with the read/write bit set to "0", followed by the appropriate command code. The save or restore instruction executes after the STOP condition is issued by the Master, during which time the IDT5V9882T will not generate Acknowledge bits. The 5V9882T will acknowledge the instructions after it has completed execution of them. During that time, the I²C bus should be interpreted as busy by all other users of the bus.

In order for the save and restore instructions to function properly, the IDT5V9882T must not be in shutdown mode (SHUTDOWN pin asserted). In the event of an interrupt of some sort such as a power down of the part in the middle of a save or restore operation, the contents to or from the EEPROM will be partially loaded, and a CRC error will be generated. The CERR bit (0x81) will be asserted to indicate that an error has occurred. The LOSS_LOCK signal will also be asserted.

On power-up of the IDT5V9882T, an automatic restore is performed to load the EEPROM contents into the internal programming registers. The auto-restore will not function properly if the device is in shutdown mode (SHUTDOWN pin asserted). The IDT5V9882T will be ready to accept a programming instruction once it acknowledges its 7-bit I^2C address.

I²C BUS DC CHARACTERISTICS

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VIH	Input HIGH Level		0.7 * Vdd			V
VIL	Input LOW Level				0.3 * Vdd	V
VHYS	Hysteresis of Inputs		0.05 * Vdd			V
lin	Input Leakage Current				±1.0	μΑ
Vol	Output LOW Voltage	IoL = 3 mA			0.4	V

I²C BUS AC CHARACTERISTICS FOR STANDARD MODE

Symbol	Parameter	Min	Тур	Max	Unit
Fsclk	Serial Clock Frequency (SCLK)	0		100	KHz
tBUF	Bus free time between STOP and START	4.7			μs
tsu:start	Setup Time, START	4.7			μs
thd:start	Hold Time, START	4			μs
tsu:data	Setup Time, data input (SDAT)	250			ns
thd:data	Hold Time, data input (SDAT) ⁽¹⁾	0			μs
tovo	Output data valid from clock			3.45	μs
Св	Capacitive Load for Each Bus Line			400	pF
tr	Rise Time, data and clock (SDAT, SCLK)			1000	ns
tF	Fall Time, data and clock (SDAT, SCLK)			300	ns
thigh	HIGH Time, clock (SCLK)	4			μs
tLow	LOW Time, clock (SCLK)	4.7			μs
tsu:stop	Setup Time, STOP	4			μs

NOTE:

I²C BUS AC CHARACTERISTICS FOR FAST MODE

Symbol	Parameter	Min	Тур	Max	Unit
Fsclk	Serial Clock Frequency (SCLK)	0		400	KHz
tBUF	Bus free time between STOP and START	1.3			μs
tsu:start	Setup Time, START	0.6			μs
thd:start	Hold Time, START	0.6			μs
tsu:data	Setup Time, data input (SDAT)	100			ns
thd:data	Hold Time, data input (SDAT) ⁽¹⁾	0			μs
tovd	Output data valid from clock			0.9	μs
Св	Capacitive Load for Each Bus Line			400	pF
tr	Rise Time, data and clock (SDAT, SCLK)	20 + 0.1 * CB		300	ns
t⊧	Fall Time, data and clock (SDAT, SCLK)	20 + 0.1 * CB		300	ns
thigh	HIGH Time, clock (SCLK)	0.6			μs
tLOW	LOW Time, clock (SCLK)	1.3			μs
tsu:stop	Setup Time, STOP	0.6			μs

NOTE

^{1.} A device must internally provide a hold time of at least 300ns for the SDAT signal (referred to the VIHMIN of the SCLK signal) to bridge the undefined region of the falling edge of SCLK.

^{1.} A device must internally provide a hold time of at least 300ns for the SDAT signal (referred to the VIHMIN of the SCLK signal) to bridge the undefined region of the falling edge of SCLK.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VDD	Internal Power Supply Voltage	-0.5 to +4.6	٧
Vı	Input Voltage	-0.5 to +4.6	V
Vo	Output Voltage ⁽²⁾	-0.5 to V _{DD} + 0.5	V
Tu	Junction Temperature	150	°C
Tstg	Storage Temperature	-65 to +150	°C

NOTE:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Not to exceed 4.6V.

CAPACITANCE (TA = +25°C, f = 1MHz, VIN = 0V)⁽¹⁾

Symbol	Parameter	Min.	Тур.	Max.	Unit
CIN	Input Capacitance	_	4	_	pF
Crystal Specifica	ations				
XTAL_FREQ	Crystal Frequency	8	_	50	MHz
XTAL_MIN	Minimum Crystal Load Capacitance	_	3.5	-	рF
XTAL_MAX	Maximum Crystal Load Capacitance	_	35.4	_	pF
	Crystal Load Capacitance Resolution	_	0.125	_	
XTAL_VPP	Voltage Swing (peak-to-peak, nominal)	_	2.3	_	V

NOTE:

RECOMMENDED OPERATING CONDITIONS

Symbol	Description	Min.	Тур.	Max.	Unit
Vdd	Power Supply Voltage for LVTTL	3	3.3	3.6	V
	Power Supply Voltage for LVDS/LVPECL	3.135	3.3	3.465	
TA	Operating Temperature, Ambient	-40	-	+85	°C
CLOAD_OUT	Maximum Load Capacitance (LVTTL only)	_	-	15	pF
Fin	External Reference Crystal	8	_	50	MHz
	External Reference Clock, Industrial	1	_	400	
teu	Power-up time for all VDDs to reach minimum specified voltage (power ramps must be monotonic)	0.05	_	5	ms

^{1.} Capacitance levels characterized but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Test (Conditions	Min.	Тур.	Max.	Unit
Vihh	Input HIGH Voltage Level(1)	I ² C_MFC 3-Level Input		VDD - 0.4	-	_	V
Vimm	Input MID Voltage Level(1)	I ² C_MFC 3-Level Input		VDD/2 - 0.2	-	VDD/2 + 0.2	V
VILL	Input LOW Voltage Level(1)	I ² C_MFC 3-Level Input		_	-	0.4	V
		$V_{IN} = V_{DD}$	HIGH Level	_	_	200	
l 3	3-Level Input DC Current	VIN = VDD/2	MID Level	-50	_	+50	μΑ
		VIN = GND	LOW Level	-200	_	_	
IDD	Total Power Supply Current	2 outputs @166MHz; 4 o	outputs @ 83MHz	_	120	_	mA
	(3.3V Supply, VDD)	2 outputs @20MHz; 4 or	2 outputs @20MHz; 4 outputs @ 40MHz		40	_	
Idds	Total Power Supply Current in Shutdown Mode ⁽²⁾	Global Shutdown Mode (PLLs, dividers, outputs,	etc. powered down)	_	2	_	mA

NOTES:

DC ELECTRICAL CHARACTERISTICS FOR 3.3V LVTTL⁽¹⁾

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Іон	Output HIGH Current	$V_{OH} = V_{DD} - 0.5$, $V_{DD} = 3.3V \pm 0.3V$	12	24	-	mA
lol	Output LOW Current	$Vol = 0.5V$, $Vdd = 3.3V \pm 0.3V$	12	24	_	mA
ViH	Input Voltage HIGH		2	_	_	V
VIL	Input Voltage LOW		_	_	0.8	V
Іін	Input HIGH Current	$V_{IN} = V_{DD}$	_	_	10	μΑ
lıL	Input LOW Current	VIN = 0V	_	_	10	μΑ
lozd	Output Leakage Current	3-state outputs	_	_	10	μΑ

NOTE:

POWER SUPPLY CHARACTERISTICS FOR LVTTL OUTPUTS

Symbol	Parameter	Test Conditions	Тур.	Max	Unit
IDDQ	Quiescent Vdd Power Supply Current	REF = LOW	6	12	mA
		Outputs enabled, All outputs unloaded			
Iddd	Dynamic VDD Power Supply	VDD = Max., CL = 0pF	40	60	μA/MHz
	Current per Output				
		Freference clock = 33MHz, Cl = 15pf	26	40	
Ітот	Total Power Vdd Supply Current	Freference clock = 133MHz, Cl = 15pf	80	120	mA
		Freference clock = 200MHz, Cl = 15pf	112	170	

^{1.} These inputs are normally wired to V_{DD}, GND, or left floating. If these inputs are switched dynamically after powerup, the function and timing of the outputs may be glitched, and the PLL may require additional tao time before all datasheet limits are achieved.

^{2.} Dividers must reload reprogrammed values via power-on reset or terminal count reload in order to ensure low-power mode.

^{1.} See RECOMMENDED OPERATING RANGE table.

DC ELECTRICAL CHARACTERISTICS FOR LVDS

Symbol	Parameter	Min.	Тур.	Max	Unit
Vot (+)	Differential Output Voltage for the TRUE binary state		_	454	mV
Vот (-)	Differential Output Voltage for the FALSE binary state		_	-454	mV
Δ Vot	Change in Vo⊤ between Complimentary Output States	_	_	50	mV
Vos	Output Common Mode Voltage (Offset Voltage)	1.125	1.2	1.375	V
ΔVos	Change in Vos between Complimentary Output States	_	_	50	mV
los	Outputs Short Circuit Current, Vout+ or Vout- = 0V or Vdd	-	9	24	mA
losd	Differential Outputs Short Circuit Current, Vout+ = Vout-	_	6	12	mA

POWER SUPPLY CHARACTERISTICS FOR LVDS OUTPUTS(1)

Symbol	Parameter	Test Conditions ⁽²⁾	Тур.	Max	Unit
IDDQ	Quiescent Vod Power Supply Current	REF = LOW	68	90	mA
		Outputs enabled, All outputs unloaded			
Iddd	Dynamic Vod Power Supply	VDD = Max., CL = 0pF	30	45	μA/MHz
	Current per Output				
		Freference clock = 100MHz, Cl = 5pf	86	130	
Ітот	Total Power Vdd Supply Current	Freference clock = 200MHz, Cl = 5pf	100	150	mA
		Freference clock = 400MHz, Cl = 5pf	122	190	

NOTES:

- 1. Output banks 4 and 5 are toggling. Other output banks are powered down.
- 2. The termination resistors are excluded from these measurements.

DC ELECTRICAL CHARACTERISTICS FOR LVPECL

Symbol	Parameter	Min.	Тур.	Max	Unit
Vон	Output Voltage HIGH, terminated through 50 Ω tied to VDD - 2V	VDD - 1.2	-	VDD - 0.9	V
Vol	Output Voltage LOW, terminated through 50 Ω tied to V DD - 2V	VDD - 1.95	_	VDD - 1.61	V
Vswing	Peak to Peak Output Voltage Swing	0.55	_	0.93	V

POWER SUPPLY CHARACTERISTICS FOR LVPECL OUTPUTS(1)

Symbol	Parameter	Test Conditions ⁽²⁾	Тур.	Max	Unit
Idda	Quiescent Vdd Power Supply Current	REF = LOW	86	110	mA
		Outputs enabled, All outputs unloaded			
Iddd	Dynamic Vdd Power Supply	VDD = Max., CL = 0pF	35	50	μA/MHz
	Current per Output				
		Freference clock = 100MHz, CL = 5pf	120	180	
Ітот	Total Power Vdd Supply Current	Freference clock = 200MHz, CL = 5pf	130	190	mA
		Freference clock = 400MHz, CL = 5pf	140	210]
		I and the second	1	ı	I

NOTES:

- 1. Output banks 4 and 5 are toggling. Other output banks are powered down.
- 2. The termination resistors are excluded from these measurements.

ACTIMING ELECTRICAL CHARACTERISTICS

(SPREAD SPECTRUM GENERATION = OFF)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max	Unit
fin	Input Frequency	Input Frequency Limit	1(1)	_	400	MHz	
1/t1	Output Frequency	Single Ended Clock output limit (LVTTL)		0.0049	_	200	MHz
		Differential Clock output limit (LVPECL/LV	0.0049	_	500		
fvco	VCO Frequency	VCO operating Frequency Range		10	_	1200	MHz
f PFD	PFD Frequency	PFD operating Frequency Range		0.35(1)	_	400	MHz
faw	Loop Bandwidth	Based on loop filter resistor and capacitor v	/alues	0.03	_	40	MHz
t2	Input Duty Cycle	Duty Cycle for Input		40	_	60	%
t3	Output Duty Cycle	Measured at V _{DD} /2, Fou⊤ ≤200MHz		45	_	55	%
		Measured at VDD/2, FOUT > 200MHz		40	_	60	
	Slew Rate	Single-Ended Output clock rise and fall tim	e,	<u> </u>	2.75	_	
	SLEWx(bits) = 00	20% to 80% of V _{DD} (Output Load = 15pf)					
	Slew Rate	Single-Ended Output clock rise and fall tim	e,	_	2	_	
t4 ⁽²⁾	SLEWx(bits) = 01	20% to 80% of VDD (Output Load = 15pf)					V/ns
	Slew Rate	Single-Ended Output clock rise and fall tim	T -	1.25	_		
	SLEWx(bits) = 10	20% to 80% of VDD (Output Load = 15pf)					
	Slew Rate	Single-Ended Output clock rise and fall tim	e,	_	0.75	_	
	SLEWx(bits) = 11	20% to 80% of VDD (Output Load = 15pf)					
	Rise Times	LVDS, 20% to 80%		_	850	_	
t5	FallTimes			_	850	_	ps
	Rise Times	LVPECL, 20% to 80%		_	500	_	
	FallTimes			_	500	_	
t6	Output three-state Timing	Time for output to enter or leave three-state	mode	_	_	150 +	ns
		after SHUTDOWN/OE switches				1/Гоитх	
t7	Clock Jitter(3,7)	Peak-to-peak period jitter,	fpfd > 20MHz		_	150	ps
		CLK outputs measured at Vpp/2	fpfd < 20MHz	-	200	_	
t8	Output Skew ⁽⁸⁾	Skew between output to output on the san	ne bank	T -	_	150	ps
		(bank 4 and bank 5 only) ^(4,5)					
t9	LockTime	PLL Lock Time from Power-up ⁽⁶⁾			10	20	ms
t10	Lock time ⁽⁹⁾	PLL Lock time from shutdown mode		T -	20	100	μs

NOTES:

- 1. Practical lower input frequency is determined by loop filter settings.
- 2. A slew rate of 2V/ns or greater should be selected for output frequencies of 100MHz and higher.
- 3. Input frequency is the same as the output with all output banks running at the same frequency.
- 4. Skew measured between all output pairs under identical input and output interfaces, same PLL and PLL multiplication and post divider value, transitions and load conditions on any one device.
- 5. Skew measured between the cross points of all differential output pairs under identical input and output interfaces, transitions and load conditions on any one device.
- 6. Includes loading the configuration bits from EEPROM to PLL registers. It does not include EEPROM programming/write time.
- 7. Guaranteed by design but not production tested.
- 8. Outputs are aligned upon device power-on. If an output divider ratio is changed (via programming or Manual Frequency Control), then outputs are no longer guaranteed to be synchronized.
- 9. Actual PLL lock time depends on the loop configuration.


SPREAD SPECTRUM GENERATION SPECIFICATIONS

Symbol	Parameter	Description	Min.	Тур.	Max	Unit
fin	Input Frequency	Input Frequency Limit	1 ⁽¹⁾	ı	400	MHz
fmod	Mod Freq	Modulation Frequency	Ī	33	_	kHz
f SPREAD	Spread Value	Amount of Spread Value (Programmable) - Down Spread	-0	%fоит		
		Amount of Spread Value (Programmable) - Center Spread		-0.5 to +0.5		

NOTE:

1. Practical lower input frequency is determined by loop filter settings.

TEST CIRCUITS AND CONDITIONS(1)




NOTE:


1. All VDD pins must be tied together.

Test Circuits for DC Outputs


OTHER TERMINATION SCHEME (BLOCK DIAGRAM)



LVTTL: -15pF for each output



LVDS: - 100Ω between differential outputs with 5pF



LVPECL: - 50\(\Omega\) to Vdd-2V for each output with 5pF


	BIT # (Default Settings)									BIT#								
ADDR		6 5			2 1		Default Register Hex Value									DESCRIPTION		
0x00																		
0x01																Read-Only		
0x02																		
0x03						_												
0x04	0	0 0	0	0	0 0	0	01									GINEN0 to GINEN5=GINx Pins Enable Bits, ("1"=Enable (Default), "0"=No Connect (Internal State will be "Low"));		
0x05	1	1 1	1	1	1 1	1	C3							GINEN1	GINEN0	Address 0x04, Bits[7:1] are reserved and should bet set to "0". Address 0x05, Bits 7, 6 are reserved and should be set to "1".		
0x06	0	0 1	1	0	0 0	0	30			XDR	V[1:0]					XDRV=crystal drive strength ("00" = 1.4V, "01" = 2.3V, "10" = 3.2V pk-pk swing typical, "11"=XTAL_IN with external clock-default); When "11", XTALCAP(") value must also be set to "0". Bits 7,6, 3, 2, 1, 0 are reserved and should be set to "0".		
0x07	0	0 0	0	0	0 0	0	00				XTALCAP	[7:0]				XTAL load cap = 3.5pF+ (0.125 x XTALCAP[7:0]) , 3.5pF to 35.4pF; Each XTAL pin to GND; (For example, "00000001"=0.125pF, "00000010"=0.25pF, "00000100"=0.5pF); Default = "00000000";		
0x08	0	0 0	0	0	0 0	0	00	ODIV0_CONFIG0	IF	0[2:0]_CONFI	G0		RZ0[3:0]	_CONFIG0				
0x09	0	0 0	0	0	0 0	0	00	ODIV0_CONFIG1	IF	0[2:0]_CONFI	G1		RZ0[3:0]	_CONFIG1		PLL0 LOOP FILTER SETTING		
0x0A	0	0 0	0	0	0 0	0	00	ODIV0_CONFIG2	IF	0[2:0]_CONFI	G2		RZ0[3:0]	_CONFIG2		Loop Filter Values for PLL0 - For 4 Configurations (Default value is '0'); CONFIGO will be selected if GINx are disabled and operating in MFC mode		
0x0B	0	0 0	0	0	0 0	0	00	ODIV0_CONFIG3	IF	0[2:0]_CONFI	G3		RZ0[3:0]	_CONFIG3		ODIV0_CONFIGx=Determines which one of the 2 "Qx-Divider" Configurations to use with, for any of the "Qx-Divider" block associated with		
0x0C	0	0 0	0	0	0 0	0	00		CP0[3:0]_CC	ONFIG0			CZ0[3:0]_	_CONFIG0		PLL0; Used in MFC mode; Default ODIV value is "0", and use CONFIG0 of Qx-Divider; Resistor = 0.3K\Omega + RZ0[3:0] * 1K\Omega , 0.3 to 15.3kOhm with 1kOhm Step, ("0000"=0.3kOhm, "0001"=1.3kOhm, "0010"=2.3kOhm,);		
0x0D	0	0 0	0	0	0 0	0	00		CP0[3:0]_CC	NFIG1			CZ0[3:0]	_CONFIG1		Zero capacitor = 6pF + CZQ[3:0] * 27 ZpF, 6pF to 414pF with 27 ZpF Step, (*0000*=6pF, *0001*=33 ZpF, *0010*=60.4pF*,); Pole capacitor = 1.3pF + CPQ[3:0] * 0.75pF, 1.3pF to 12.55pF with 0.75pF Step, (*0000*=1.3pF, *0001*=2.05pF, *0010*=2.8pF,) Charge pump current = 5 * 2*IPQ[2:0] Ja, 5uA to 490uA with 5, 10, 20, 40, binary step;		
0x0E	0	0 0	0	0	0 0	0	00		CP0[3:0]_CC	NFIG2		CZ0[3:0]_CONFIG2						
0x0F	0	0 0	+	-	0 0	÷	00		CP0[3:0]_C0	NFIG3			CZ0[3:0]_	_CONFIG3				
0x10	Ť	0 0	0	0	0 0	0	00				D0[7:0]_CO							
0x11	-	0 0	+	-	0 0	+	00				D0[7:0]_CO					PLLO INPUT DIVIDER DO SETTING		
0x12	0	0 0	+	-	0 0	+	00				D0[7:0]_CO					PLL0 D-Divider Values (Prescaler) - For 4 Configurations (Default value is '0');		
0x13	0	0 0	Ť	-	0 0	Ť	00				D0[7:0]_CO							
0x14	Ť	0 0	Ť		0 0	+	00				N0[7:0]_CO					PLLO MULTIPLIER SETTING		
0x15	-	0 0	+	_	0 0	+	00				N0[7:0]_CO					CONFIGO will be selected if GINx are disabled and operating in MFC mode.		
0x16	0	0 0	+	-	0 0	+	00				N0[7:0]_CO					N0[11:0]_CONFIGx - Part of PLL0 M Integer Feedback Divider Values (see equation below) - For 4 Configurations (Default value is '0'); A0[3:0] CONFIGx - Part of PLL0 M Integer Feedback Divider Values (see equation below) - For 4 Configurations (Default value is '0');		
0x17	-	0 0	Ť	-	0 0	+	00		A0(2/21 C =	NEICO	N0[7:0]_CO	NFIG3	NIOTA 4	CONFICE		SSC_OFFSET0[5:0] - Spread Spectrum Fractional Multiplier Offset Value. See Spread Spectrum Settings in register address range 0x60- 0x67		
0x18 0x19	0	0 0	+	-	0 0	+	00		A0[3:0]_CO A0[3:0]_CO					_CONFIG0 _CONFIG1		Total Multiplier Value M0 = 2 * N0[11:0] + A0 + 1 + SS_OFFSET0 * 1/64 When A0[3:0] = 0 and spread spectrum disabled, M0= 2 * N0[11:0];		
0x1A	\dashv	0 0	+	-	0 0	+	00							_CONFIG2		When A0[3:0] > 0 and spread spectrum disabled, M0 = 2 * N0[11:0] + A0 + 1;		
0x1B	\rightarrow	0 0	_	-	0 0	+	00		A0[3:0]_CONFIG2 N0[11:8]_Ci A0[3:0]_CONFIG3 N0[11:8]_Ci							(Note: A < N-1, i.e. valid M values are 2, 4, 6, 8, 9, 10, 11, 12, 13,, 4095 assuming within fPFD and fVCO spec);		
OXID.	-			Ť		+			[]									
0x1C	0	0 0	0	0	0 0	0	00	SP	SH		OE4	OE3		OE2	OE1	SP=Shatdown/GE Polarity for SHUTDOWN/OE signal pin, ("0" - Active High (Default), "1" - Active Low); OEx-Output Disable Function for OUTX. ("1"-OUTX sissabled based on OE pin (Default for OUTZ-6, Disable mode is defined by OEMx bits), "0" = Outputs enabled and no association with OE pin (Default));		
	1				+	\perp										OSx=Output Power Suspend function for OUTx, ("1"=OUTx will be suspended on GIN3/SUSPEND pin (MFC="1"), "0"= Always Enabled ([Default)); PLLSx=Determines which PLLx to suspend when GIN3 is programmed to be used as SUSPEND, it suspends all the outputs associated		
0x1D	0	1 0	0	0	0 0	0	40		OKC		OS4	OS3		OS2	OS1	with that PLL, ("1"= suspends based on SUSPEND pin, "0"= PLL enabled and no association with SUSPEND pin (Default)); It over-rides OSx bits;		
	\dashv	+	H	+	+	+										SH=Determines the function of the SHUTDOWN/OE signal pin. ("1"=Global Shutdown; this over-rides OEx and OSx bits, "0"=Ouput Enable/Disable (Default))		
0x1E	0	0 0	0	0	0 0	0	00						PLLS2	PLLS1	PLLS0	OKC=clock OK count, "0"=8 cycles, "1"=1024 cycles (Default) of Input Clocks for Revertive Switchover Mode: Address 0x1D, Bit 7; Address 0x1E, Bits [7:3] are reserved and should be set to "0"		

			(Defa	BIT #	# tttings)							BIT#									
ADDR				4 :	3 2			Default Register Hex Value									DESCRIPTION				
0x1F	0	0	0	0	0 0	0	0	00	OEM1[1:0] SLEW1[1:0]					INV1			Configuring Output OUT1 INV1=Output Inversion for OUT1 ("0"= Non-invert (Default), "1"=Invert); SEEVI1=Slew Rate Settings for OUT1 output ("00"= 2.75V/ns (Default), "01"=2V/ns, "10"=1.25V/ns, "11"=0.7V/ns); OEM1= Output Enable Mode for OUT1 output, when used with OE1 bit and SHUTDOWN/OE pin ("0x" = Tri-state (Default), "10"=Park Low, "11"=Park IRIgh," 1"1"=Park IRIgh," Address Ox1F, Bits 3, 1, 0 are reserved and should be set to "0"				
0x20	0	0	0	0	0 0	0	0	00	ODIV1_CONFIG0	IP	1[2:0]_COI	NFIG0		RZ1[3:0]	CONFIG0						
0x21	0	0	0	0	0 0	0	0	00	ODIV1_CONFIG1	IP	1[2:0]_COI	NFIG1		RZ1[3:0]	CONFIG1		PLL1 LOOP FILTER SETTING				
0x22	0	0	0	0	0 0	0	0	00	ODIV1_CONFIG2		1[2:0]_COI				CONFIG2		Loop Filter Values for PLL1 - For 4 Configurations (Default value is '0'); CONFIGO will be selected if GlNx are disabled and operating in MFC mode.				
0x23	0	0	_	-	0 0	0	0	00	ODIV1_CONFIG3		1[2:0]_COI	NFIG3			CONFIG3		ODIV1_CONFIGx=Determines which one of the 2 "Qx-Divider" Configurations to use with, for any of the "Qx-Divider" block associated with				
0x24	0	0	0	+	0 0	0	0	00		CP1[3:0]_CC					CONFIG0		PLL1; Used in MFC mode: Default ODIV value is "0", and use CONFIG0 of 0x-Divider; Resistor = 0.3KΩ + RZ1[3:0] * 1KΩ, 0.3 to 15.3KOhm with 1kOhm Step, ("0000"=0.3KOhm, "0001"=1.3KOhm, "0010"=2.3KOhm,); Zero capacitor = 6pF + CZ1[3:0] * 27.2pF, 6pF to 414pF with 27.2pF Step, ("0000"=6pF, "0001"=33.2pF, "0010"=60.4pF",);				
0x25	0	0	-	_	0 0	H	0	00		CP1[3:0]_CC					CONFIG1		Pole capacitor = 1.3pF + CP1[3:0] * 0.75pF, 1.3pF to 12.55pF with 0.75pF Step. ("0000"=1.3pF, "0001"=2.05pF, "0010"=2.8pF,) Charge pump current = 5 * 2*IP1[2:0] µA, 5uA to 640uA with 5, 10, 20, 40, binary step;				
0x26 0x27	0	0	+	-	0 0	H	0	00		CP1[3:0]_CC					CONFIG2 CONFIG3						
0x28	0	0	-	-	0 0	H	0	00		O/ 1[0:0 <u>1</u> 00	741100	D1[7:0]_CO	NFIG0	02.10.01							
0x29	0	0	0	0	0 0	0	0	00				D1[7:0]_CO					PLL1 INPUT DIVIDER D1 SETTING				
0x2A	0	0	0	0	0 0	0	0	00				D1[7:0]_CO	NFIG2				PLL1 D-Divider Values (Prescaler) - For 4 Configurations (Default value is '0');				
0x2B	0	0	0	0	0 0	0	0	00				D1[7:0]_CO	NFIG3								
0x2C	0	0	0	0	0 0	0	0	00				N1[7:0]_CO	NFIG0								
0x2D	0	0	0	0	0 0	0	0	00				N1[7:0]_CO	NFIG1				PLL1 MULTIPLIER SETTING				
0x2E	0	0	0	0	0 0	0	0	00				N1[7:0]_CO					CONFIGO will be selected if GINx are disabled and operating in MFC mode. N1[11:0] CONFIGX - Part of PLL1 M integer Feedback Divider Values (see equation below) - For 4 Configurations (Default value is '0');				
0x2F	0	0	0	0	0 0	0	0	00				N1[7:0]_CO	NFIG3				A1[3:0]_CONFIGx - Part of PLL1 M Integer Feedback Divider Values (see equation below) - For 4 Configurations (Default value is '0'); SSC_OFFSET1[5:0] - Spread Spectrum Fractional Multiplier Offset Value. See Spread Spectrum Settings in register address range 0x68-				
0x30	0	0	0	0	0 0	0	0	00		A1[3:0]_COI	NFIG0		N1[11:8]_CONFIG0				0x6F Total Multiplier Value M1 = 2 * N1[11:0] + A1 + 1 + SS_OFFSET1 * 1/64				
0x31	0	0	_	_	0 0	0	0	00		A1[3:0]_COI			N1[11:8]_CONFIG1				When A1[3:0] = 0 and spread spectrum disabled, M1= 2 * N1[11:0]; When A1[3:0] > 0 and spread spectrum disabled, M1 = 2 * N1[11:0] + A1 + 1;				
0x32	0	0	-	-	0 0	0	0	00		A1[3:0]_COI			N1[11:8]_CONFIG2				(Note: A < N-1, i.e. valid M values are 2, 4, 6, 8, 9, 10, 11, 12, 13,, 4095 assuming within fPFD and fVCO spec);				
0x33	0	0	0	0	0 0	0	0	00		A1[3:0]_COI	NFIG3			N1[11:8]_	CONFIG3						
0x34	0	1	0	0	0 1	1	0	46	SRC2[1:0	D]	S	RC1[1:0]					Bit [3:0] is reserved and should be set to "0".				
0x35	0	1	0	1	0 1	0	1	55			s	RC4[1:0]	SRC	3[1:0]			SRCx[1:0]=Input Source Selection for Output Dividers "Qx" blocks ("00"=Selected Input CLK, "01"=PLL0, "10"=PLL1, "11"=PLL2); Default on SRC1 is the selected input clock. Default on SRC2-8 is PLL0 which will be powered down.				
0x36							L										Read-Only				
0x37			Ц	4		_	_						ı								
0x38	0	0	0	0	0 0	0	0	00	ODIV2_CONFIG0		2[2:0]_COI				CONFIG0						
0x39 0x3A	0	0	-	_	0 0	Ť	0	00	ODIV2_CONFIG1 ODIV2_CONFIG2		2[2:0]_COI				CONFIG1 CONFIG2		PLL2 LOOP FILTER SETTING				
0x3A	0	0	-	_	0 0	Н	0	00	ODIV2_CONFIG2 ODIV2_CONFIG3		2[2:0]_COI						Loop Filter Values for PLL2 - For 4 Configurations (Default value is '0'); CONFIGO will be selected if GINx are disabled and operating in MFC mode.				
0x3C	0	0	-	_	0 0	H	0	00		CP2[3:0]_CC			RZ2[3:0]_CONFIG3 CZ2[3:0]_CONFIG0				ODIV2_CONFIGx=Determines which one of the 2 "Qx-Divider" Configurations to use with, for any of the "Qx-Divider" block associated with PLL2; Used in MFC mode; Default ODIV value is "0", and use CONFIG0 of Qx-Divider;				
0x3D	0	0	-	+	0 0	H	0	00		CP2[3:0]_CC			CZ2[3:0]_CONFIG1				Resistor = 0.3KΩ + R22[3:0] * 1KΩ, 0.3 to 15.3kOhm with 1kOhm Step, ("0000"=0.3kOhm, "0011"=1.3kOhm, "0010"=2.3kOhm,); Zero capacitor = 6pF + C22[3:0] * 27.2pF, 6pF to 414pF with 27.2pF Step, ("0000"=6pF, "0001"=3.2pF, "0010"=0.4pF",); Pole capacitor = 1.3pF + CP2[3:0] * 0.75pF, 1.3pF to 12.55pF with 0.75pF Step, ("0000"=1.3pF, "0001"=2.0pF, "0010"=2.8pF,)				
0x3E	0	0	0	0	0 0	0	0	00		CP2[3:0]_CC	NFIG2						Pole capacitor = 1.3p+ + CF2[3:0] * 0.7sp+, 1.3p+ to 12.5sp+ with 0.7sp+ Step, ("U000"=1.3p+, "0001"=2.0sp+, "U010"=2.8p+,) Charge pump current = 5 * 2°IP2[2:0] μA, 5uA to 640uA with 5, 10, 20, 40, binary step;				
0x3F	0	0	0	0	0 0	0	0	00		CP2[3:0]_CC	NFIG3			CZ2[3:0]	CONFIG3						

Paris			(De		T# Setting	js)				BIT#	ŧ.			
Part	ADDR		6 5			2 1		Register					1 0	DESCRIPTION
Mathematical Control	0x40	0	0 0	0	0	0 0	0	00	•	D2[7:0]_CO	NFIG0			
Company Comp	0x41	0	0 0	0	0	0 0	0	00		D2[7:0]_CO	NFIG1			PLL2 INPUT DIVIDER D2 SETTING
March Column March Mar	0x42	0	0 0	0	0	0 0	0	00		D2[7:0]_CO	NFIG2			PLL2 D-Divider Values (Prescaler) - For 4 Configurations (Default value is '0');
March Marc	0x43	0	0 0	0	0	0 0	0	00		D2[7:0]_CO	NFIG3			
Main	0x44	0	0 0	0	0	0 0	0	00		N2[7:0]_CO	NFIG0			
Main	0x45	-	0 0	0	0	0 0	0	00		N2[7:0]_CO	NFIG1			
No.	0x46	0	0 0	0	0	0 0	0	00		N2[7:0]_CO	NFIG2			
Main	0x47	+	0 0	0	0	0 0	0			N2[7:0]_CO	NFIG3			
Mathematical Companies Mathematical Compan	0x48	++	-	0	0	0 0	0	00				N2[11:8]_	CONFIG0	Total Multiplier Value M2 = N2;
Main			-	Ě	H	+	Ť							Bits [7:4] in addresses 0x48, 0x49, 0x4A, and 0x4B are reserved and should be set to "0"
Configuring Object OUT2 Configuring Object OUT3 Configuring Obje		\vdash	+	-	H	-	+							
Month Column Month Mon		\vdash	-	-		+	+			T			CONFIG3	
	0x4C	0	0 0	0	0	0 0	0	00	OEM2[1:0]	SLEW2[1:0]		INV2		INV2=Output Inversion for OUT2 ("0"= Non-Invert (Default) "1"=Invert):
PACE 1	0x4D	1	0 1	1	1	0 1	1	BB	Q2[1:0]_CONFIG1	PM2[1:0]_CONFIG1	Q2[1:0]	_CONFIG0	PM2[1:0]_CONFIG	OEM2= Output Enable Mode for OUT2output, when used with OE2 bit and SHUTDOWN/OE pin ("0x" = Tri-state (Default), "10"=Park Low, "11"=Park High);
Marie Configure Configur	0x4E	0	0 0	0	0	0 0	0	00		Q2[9:2]_CO	NFIG0			PM2[x:x]=Divide Mode, ("00"=Divider Disabled;"01"=Divide by '1';"10"=Divide by 2; "11"=Divide by (Q+2) (Default));
## Reserved Page P	0x4F	0	0 0	0	0	0 0	0	00		Q2[9:2]_CO	NFIG1			T
Reserved	0x50	0	0 0	0	0	0 0	0	00						
0 0 0 0 0 0 0 0 0 0	0x51	1	0 1	1	1	0 1	1	00						1
0-54 0 0 0 0 0 1 1 0 0 0 0 0 0 1 1 0 0 0 0	0x52	0	0 0	0	0	0 0	0	00						Reserved
0	0x53	0	0 0	0	0	0 0	0	00						
0.55 1 0 1 1 1 0 1 1 1 0 1 1	0x54	0	0 0	0	1	1 0	0	0C	OEM3[1:0]	SLEW3[1:0]	INV3_1	INV3_0	LVL3[1:0]	INV3_1=Output Inversion for /OUT3 ("0"= Invert , "1"=Non-Invert (Default)); INV3_0=Output Inversion for OUT3 ("0"= Invert , "1"=Non-Invert (Default));
0.55 0 0 0 0 0 0 0 0 0	0x55	1	0 1	1	1	0 1	1	BB	Q3[1:0]_CONFIG1	PM3[1:0]_CONFIG1	Q3[1:0]_	_CONFIG0	PM3[1:0]_CONFIG	OEM3= Output Enable Mode for OUT3 output, when used with OE3 bit and SHUTDOWN/OE pin ("0x" = Tri-state (Default), "10"=Park Low,
0.657 0 0 0 0 0 0 0 0 0	0x56	0	0 0	0	0	0 0	0	00		Q3[9:2]_C0	NFIG0			LVL3=Output IO Standard Selection, ("00"=LVTTL (Default), "01"=LVDS, "10"=LVPECL, "11"=Reserved); Q3(x,x)=Output Divider "03" Values (Default value is "2", Support 2 output configurations when used in MFC mode; PM3(xx)=Double Mode, ("00"=Divider Disabled;"01"=Divide by 1","10"=Divide by 2", 1"11"=Divide by 1", ("0+2) (Default));
NV4_1=Output Inversion for /OUT4 (0°= Invert_1**Non-Invert (Defautil); NV4_1=Output Inversion for /OUT4 output (0°= 2.75 v/ns (Defauti, 0°)= 2.75 v/ns (Defa	0x57	0	0 0	0	0	0 0	0	00		Q3[9:2]_CO	NFIG1			
0.50 1 0 1 1 1 0 1 1 1	0x58	0	0 0	0	1	1 0	0	08	OEM4[1:0]	SLEW4[1:0]		INV4_0		INV4 1=Output Inversion for /OUT4 ("0"= Invert. "1"=Non-Invert (Default)):
PM4[xx]=Divide Mode, (*D0°=Divide Disabled;*01°=Divide by (*T1*10°=Divide by (*C1*2) (Default)); (Note: To enable Out 1.7 E ne able Out 1.	0x59	1	0 1	1	1	0 1	1	BB	Q4[1:0]_CONFIG1	PM4[1:0]_CONFIG1	Q4[1:0]_	_CONFIG0	PM4[1:0]_CONFIG	SLEW4=Slew Rate Settings for OUT4 output ("00"= 2.75V/ns (Default), "01"=2V/ns, "10"=1.25V/ns, "11"=0.7V/ns); OEM4= Output Enable Mode for OUT4 output, when used with OE4 bit and SHUTDOWN/OE pin ("0x" = Tri-state (Default), "10"=Park Low,
0.50 0	0x5A	0	0 0	0	0	0 0	0	00		Q4[9:2]_CO	NFIG0			PM4[x:x]=Divide Mode, ("00"=Divider Disabled;"01"=Divide by '1";"10"=Divide by 2; "11"=Divide by (Q+2) (Default));
0x5D 1 0 1 1 1 1 1 0 1 1 0	0x5B	0	0 0	0	0	0 0	0	00		Q4[9:2]_CO	NFIG1			
045E 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x5C	0	0 0	0	0	0 1	1	00						
0x5E 0 0 0 0 0 0 0 0 0 0 0 0	0x5D	1	0 1	1	1	0 1	1	00						Received
0.5F 0 0 0 0 0 0 0 0 0 0 0	0x5E	0	0 0	0	0	0 0	0	00						A GOOT FOU
	0x5F	0	0 0	0	0	0 0	0	00						

			(Def	BIT ault S	f# Setting	s)						BIT#					
ADDR						2 1		Default Register Hex Value									DESCRIPTION
0x60	0	0	0	0	0	0 0	0	00		TSSC0[:	8:0]			NSS	SC0[3:0]		
0x61	0	0	0	0	0	0 0	0	00	DITH0	X2_0			SS_OFFS	SET0[5:0]			
0x62	0	0	0	0	0	0	0	00		SD0[3:0	[1]			SDO	0[3:0][0]		SPREAD SPRECTRUM SETTINGS FOR PLL0
0x63	0	0	0	0	0	0 0	0	00		SD0[3:0	[3]			SDO	0[3:0][2]		SS_OFFSET0=SS Fractional Offset/ First Sample (Unsigned); TSSC0=# of PFD Cycles Per SS Cycle Step, TSSC="0000" for SSC off (Default);
0x64	0	0	0	0	0	0 0	0	00		SD0[3:0	[5]			SDO	0[3:0][4]		NSSCO## of SS Samples to Use from SS Memory (Default is "0"): DTH00-LSB DTHER or ». ("1"-default): X2_0=X2 output X2_("1"=X2_"0"=normal (Default)): SD0P-Defal=norded samples (unsigned): Waveform start with SS_OFFSET0, then SS_OFFSET0+SD0[0], etc. (Default is "0"):
0x65	0	0	0	0	0	0	0	00		SD0[3:0	[7]			SDO	0[3:0][6]		
0x66	0	0	0	0	0	0 0	0	00		SD0[3:0	[9]			SDO	0[3:0][8]		
0x67	0	0	0	0	0	0	0	00		SD0[3:0]	[11]			SD0	0[3:0][10]		
0x68	0	0	0	0	0	0	0	00		TSSC1[:	8:0]			NSS	SC1[3:0]		
0x69	0	0	0	0	0	0 0	0	00	DITH1	X2_1			SS_OFFS	SET1[5:0]			
0x6A	0	0	0	0	0	0	0	00		SD1[3:0	[1]			SD	1[3:0][0]		SPREAD SPRECTRUM SETTINGS FOR PLL1
0x6B	0	0	0	0	0	0	0	00		SD1[3:0	[3]		SD1[3:0][2]				SS_OFFSET1=SS Fractional Offset/ First Sample (Unsigned); TSSC1=# of FFD Cycles Per SS Cycle Step, TSSC="0000" for SSC off (Default); NSSC1=# of SS Samples to Use from SS Memory (Default is "0");
0x6C	0	0	0	0	0	0	0	00		SD1[3:0	[5]		SD1[3:0][4]				DITH1-LSB DITHER on X2. (1"=dither on, '0"=off (Default)); X2. =X2. output X2. ("1"=x2. "0"=0ft (Default)); SD1=Delta-encoded samples (unsigned); Waveform start with SS_OFFSET1, then SS_OFFSET1+SD1[0], etc. (Default is "0");
0x6D	0	0	0	0	0	0	0	00		SD1[3:0	[7]		SD1[3:0][6]				
0x6E	0	0		0		0	0	00		SD1[3:0	[9]			SD	1[3:0][8]		
0x6F 0x70	0	0	0	0	0	0 0	0	00		SD1[3:0]	[11]			SD1	[3:0][10]		
0x71 0x72 0x73 0x74 0x75 0x76																	Read-Only
0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F																	
0x81												CERR					CRC error in EEPROM CERR = CRC error bit indicator ("1" = CRC error) Read-Only
0x82 0x83 0x84 0x85																	Read-Only
0x86 0x87 0x88																	·

ORDERING INFORMATION





CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road

San Jose, CA 95138

for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: clockhelp@idt.com