PMK50XP

P-channel TrenchMOS extremely low level FET

Rev. 02 — 28 April 2010

Product data sheet

1. Product profile

1.1 General description

Extremely low level P-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product is designed and qualified for use in computing, communications, consumer and industrial applications only.

1.2 Features and benefits

 Low conduction losses due to low on-state resistance

1.3 Applications

Battery management

Load switching

1.4 Quick reference data

Table 1. Quick reference data

Parameter	Conditions	Min	Тур	Max	Unit
drain-source voltage	25 °C ≤ T _j ≤ 150 °C	-	-	-20	V
drain current	$T_{sp} = 25 ^{\circ}\text{C}; V_{GS} = -4.5 \text{V};$ see <u>Figure 1</u> ; see <u>Figure 3</u>	-	-	-7.9	Α
total power dissipation	T _{sp} = 25 °C; see <u>Figure 2</u>	-	-	5	W
acteristics					
drain-source on-state resistance	$V_{GS} = -4.5 \text{ V}; I_D = -2.8 \text{ A};$ $T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure 9}}{\text{see } \frac{\text{Figure 10}}{\text{odd}}};$	-	40	50	mΩ
haracteristics					
gate-drain charge	V_{GS} = -4.5 V; I_D = -4.7 A; V_{DS} = -10 V; see <u>Figure 11</u> ; see Figure 12	-	1.3	-	nC
	drain-source voltage drain current total power dissipation acteristics drain-source on-state resistance maracteristics	drain-source voltage drain current $T_{sp} = 25 ^{\circ}\text{C}; V_{GS} = -4.5 \text{V}; \\ \text{see } \underline{\text{Figure 1}}; \text{see } \underline{\text{Figure 3}}$ total power dissipation $T_{sp} = 25 ^{\circ}\text{C}; \text{V}_{GS} = -4.5 \text{V}; \\ \text{see } \underline{\text{Figure 2}}$ $T_{sp} = 25 ^{\circ}\text{C}; \text{see } \underline{\text{Figure 2}}$ $T_{sp} = 25 ^{\circ}\text{C}; \text{see } \underline{\text{Figure 2}}$ $T_{sp} = 25 ^{\circ}\text{C}; \text{see } \underline{\text{Figure 9}}; \\ \text{resistance}$ $T_{j} = 25 ^{\circ}\text{C}; \text{see } \underline{\text{Figure 9}}; \\ \text{resistance}$ $\text{see } \underline{\text{Figure 10}}$ maracteristics $\text{gate-drain charge} V_{GS} = -4.5 \text{V}; I_{D} = -4.7 \text{A}; \\ V_{DS} = -10 \text{V}; \text{see } \underline{\text{Figure 11}};$	drain-source voltage $ \begin{array}{lll} \text{drain-source} & 25 \text{ °C} \leq T_{j} \leq 150 \text{ °C} & - \\ \text{voltage} & \\ \text{drain current} & T_{sp} = 25 \text{ °C}; V_{GS} = -4.5 \text{ V}; & - \\ \text{see } \underline{\text{Figure 1}}; \text{ see } \underline{\text{Figure 3}} & \\ \text{total power} & T_{sp} = 25 \text{ °C}; \text{ see } \underline{\text{Figure 2}} & - \\ \text{dissipation} & \\ \text{acteristics} & \\ \text{drain-source} & V_{GS} = -4.5 \text{ V}; I_{D} = -2.8 \text{ A}; & - \\ \text{on-state} & T_{j} = 25 \text{ °C}; \text{ see } \underline{\text{Figure 9}}; & \\ \text{resistance} & \text{see } \underline{\text{Figure 10}} & \\ \text{naracteristics} & \\ \text{gate-drain charge} & V_{GS} = -4.5 \text{ V}; I_{D} = -4.7 \text{ A}; & - \\ V_{DS} = -10 \text{ V}; \text{ see } \underline{\text{Figure 11}}; & - \\ \end{array} $	drain-source voltage $ 25 ^{\circ}\text{C} \leq \text{T}_{j} \leq 150 ^{\circ}\text{C} $	drain-source voltage $ 25 \text{ °C} \le T_j \le 150 \text{ °C} $



P-channel TrenchMOS extremely low level FET

2. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	S	source		
2	S	source	8 <u> </u>	D
3	S	source		
4	G	gate		G ↓ ↓ ↓
5	D	drain	1 1 1 1 1 4	
6	D	drain	SOT96-1 (SO8)	S 003aaa671
7	D	drain		occadado.
8	D	drain		

3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
PMK50XP	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1

P-channel TrenchMOS extremely low level FET

4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DS}	drain-source voltage	25 °C ≤ T _j ≤ 150 °C	-	-	-20	V
V_{DGR}	drain-gate voltage	25 °C ≤ T_j ≤ 150 °C; R_{GS} = 20 k Ω	-	-	-20	V
V_{GS}	gate-source voltage		-12	-	12	V
I _D drain current		$T_{sp} = 25 ^{\circ}\text{C}; V_{GS} = -4.5 \text{V};$ see <u>Figure 1</u> ; see <u>Figure 3</u>	-	-	-7.9	Α
		T_{sp} = 100 °C; V_{GS} = -4.5 V; see <u>Figure 1</u>	-	-	-5	Α
I _{DM}	peak drain current	T_{sp} = 25 °C; $t_p \le 10 \mu s$; pulsed; see Figure 3	-	-	-31.6	Α
P _{tot}	total power dissipation	T _{sp} = 25 °C; see <u>Figure 2</u>	-	-	5	W
T _{stg}	storage temperature		-55	-	150	°C
Tj	junction temperature		-55	-	150	°C
Source-drain	diode					
Is	source current	T _{sp} = 25 °C	-	-	-4.1	Α
I _{SM}	peak source current	T_{sp} = 25 °C; $t_p \le 10 \mu s$; pulsed	-	-	-16.4	Α




Fig 1. Normalized continuous drain current as a function of solder point temperature





Fig 2. Normalized total power dissipation as a function of solder point temperature


P-channel TrenchMOS extremely low level FET



5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-sp)}$	thermal resistance from junction to solder point	see Figure 4	-	-	25	K/W



P-channel TrenchMOS extremely low level FET

6. Characteristics

Table 6. Characteristics

Table 6.	Characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	racteristics					
$V_{(BR)DSS}$	drain-source	$I_D = -250 \mu A; V_{GS} = 0 V; T_j = -55 °C$	-18	-	-	V
	breakdown voltage	$I_D = -250 \mu A; V_{GS} = 0 V; T_j = 25 °C$	-20	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = -250 \mu A$; $V_{DS} = V_{GS}$; $T_j = -55 \text{ °C}$; see <u>Figure 7</u> ; see <u>Figure 8</u>	-	-	-1.1	V
		$I_D = -250 \mu A$; $V_{DS} = V_{GS}$; $T_j = 150 ^{\circ}\text{C}$; see <u>Figure 7</u> ; see <u>Figure 8</u>	-0.35	-	-	V
		$I_D = -250 \mu A$; $V_{DS} = V_{GS}$; $T_j = 25 ^{\circ}\text{C}$; see <u>Figure 7</u> ; see <u>Figure 8</u>	-0.55	-0.75	-0.95	V
I _{DSS}	drain leakage current	$V_{DS} = -20 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	-	-1	μΑ
		$V_{DS} = -20 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 70 \text{ °C}$	-	-	-5	μΑ
I _{GSS}	gate leakage current	$V_{GS} = 12 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	-10	-100	nΑ
		$V_{GS} = -12 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	-10	-100	nΑ
R _{DSon} drain-source or resistance	drain-source on-state resistance	V_{GS} = -2.5 V; I_D = -2.3 A; T_j = 25 °C; see <u>Figure 9</u> ; see <u>Figure 10</u>	-	56	70	mΩ
		V_{GS} = -4.5 V; I_D = -2.8 A; T_j = 150 °C; see Figure 9; see Figure 10	-	64	80	mΩ
		V_{GS} = -4.5 V; I_D = -2.8 A; T_j = 25 °C; see <u>Figure 9</u> ; see <u>Figure 10</u>	-	40	50	mΩ
Dynamic	characteristics					
Q _{G(tot)}	total gate charge	$I_D = -4.7 \text{ A}$; $V_{DS} = -10 \text{ V}$; $V_{GS} = -4.5 \text{ V}$;	-	10	-	nC
Q _{GS}	gate-source charge	see Figure 11; see Figure 12	-	2.2	-	nC
Q _{GD}	gate-drain charge		-	1.3	-	nC
$V_{GS(pl)}$	gate-source plateau voltage	I_D = -4.7 A; V_{DS} = -10 V; see <u>Figure 11</u> ; see <u>Figure 12</u>	-	-1.6	-	V
C _{iss}	input capacitance	$V_{DS} = -20 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$	-	1020	-	pF
C _{oss}	output capacitance	T _j = 25 °C; see <u>Figure 13</u>	-	140	-	pF
C _{rss}	reverse transfer capacitance		-	100	-	pF
t _{d(on)}	turn-on delay time	$V_{DS} = -10 \text{ V}; R_L = 10 \Omega; V_{GS} = -4.5 \text{ V};$	-	8.5	-	ns
t _r	rise time	$R_{G(ext)} = 6 \Omega$	-	7.5	-	ns
d(off)	turn-off delay time		-	82	-	ns
t _f	fall time		-	35	-	ns
Source-d	rain diode					
V_{SD}	source-drain voltage	$I_S = -1.7 \text{ A}$; $V_{GS} = 0 \text{ V}$; $T_j = 25 \text{ °C}$; see Figure 14	-	-0.77	-1.2	V

P-channel TrenchMOS extremely low level FET





Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values



Francisc characteristics dr







Fig 7. Gate-source threshold voltage as a function of junction temperature



 $T_i = 25 \, ^{\circ}C; \, V_{DS} = -5 \, V$

Fig 8. Sub-threshold drain current as a function of gate-source voltage

P-channel TrenchMOS extremely low level FET




Fig 9. Normalized drain-source on-state resistance factor as a function of junction temperature





Fig 10. Drain-source on-state resistance as a function of drain current; typical values



 $I_D = -4.7\,A; T_j = 25\,^{\circ}C; V_{DS} = -10\,V$

Fig 11. Gate-source voltage as a function of gate charge; typical values




Fig 12. Gate charge waveform definitions

P-channel TrenchMOS extremely low level FET




Fig 13. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values





Fig 14. Source current as a function of source-drain voltage; typical values

P-channel TrenchMOS extremely low level FET

7. Package outline

SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	٦	Lp	σ	>	w	у	z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.20 0.19	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT96-1	076E03	MS-012				99-12-27 03-02-18

Fig 15. Package outline SOT96-1 (SO8)

PMK50XP

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

P-channel TrenchMOS extremely low level FET

8. Revision history

Table 7. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PMK50XP_2	20100428	Product data sheet	-	PMK50XP_1
Modifications:	 Various cha 	anges to content.		
PMK50XP_1	20070917	Product data sheet	-	-

P-channel TrenchMOS extremely low level FET

9. Legal information

9.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

9.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on a weakness or default in the customer application/use or the application/use of customer's third party customer(s) (hereinafter both referred to as "Application"). It is customer's sole responsibility to check whether the NXP Semiconductors product is suitable and fit for the Application planned. Customer has to do all necessary testing for the Application in order to avoid a default of the Application and the product. NXP Semiconductors does not accept any liability in this respect.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

PMK50XP

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

11 of 13

P-channel TrenchMOS extremely low level FET

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV, FabKey, GreenChip, HiPerSmart, HITAG, I²C-bus logo, ICODE, I-CODE, ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse, QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET, TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.

HD Radio and **HD Radio** logo — are trademarks of iBiquity Digital Corporation.

10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

PMK50XP **NXP Semiconductors**

P-channel TrenchMOS extremely low level FET

11. Contents

1	Product profile
1.1	General description
1.2	Features and benefits
1.3	Applications
1.4	Quick reference data1
2	Pinning information
3	Ordering information
4	Limiting values
5	Thermal characteristics4
6	Characteristics5
7	Package outline
8	Revision history10
9	Legal information11
9.1	Data sheet status
9.2	Definitions11
9.3	Disclaimers
9.4	Trademarks12
10	Contact information 13

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.