## SP5T Antenna Switch

## CXG1235XR

## Description

The CXG1235XR is an SP5T antenna switch.
On chip logic reduces component count and simplifies PCB layout by allowing direct connection of the switch to digital baseband control lines with the CMOS logic levels. It requires 3 CMOS control lines.
The Sony GaAs JPHEMT MMIC Process is used for low insertion loss.

## Features

- Insertion loss: 0.40 dB (Typ.) @960MHz
0.50 dB (Typ.) @2170MHz
- Lead-Free and RoHS compliant


## Package

Small package size: 16-pin XQFN ( $2.3 \mathrm{~mm} \times 2.3 \mathrm{~mm} \times 0.35 \mathrm{~mm}$ ) (Typ.)

## Structure

## GaAs JPHEMT MMIC

## Absolute Maximum Ratings

- Bias voltage
- Control voltage
- Input power max.
- Input power max.
- Operating temperature
- Storage temperature
- Allowable power dissipation
${ }^{*} 125 \mathrm{~mm} \times 25 \mathrm{~mm} \times \mathrm{t}$ : 0.8 mm , Mounted on standard board (FR-4)

This IC is ESD sensitive device. Special handling precautions are required.
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

## Block Diagram



Pin Configuration


## Truth Table

| Port | A | B | C | F1 | F2 | F3 | F4 | F5 | F6 | F7 | F8 | F9 | F10 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANT - RF1 | H | L | H | ON | OFF | OFF | OFF | OFF | OFF | ON | ON | ON | ON |
| ANT - RF2 | H | H | L | OFF | ON | OFF | OFF | OFF | ON | OFF | ON | ON | ON |
| ANT - RF3 | H | L | L | OFF | OFF | ON | OFF | OFF | ON | ON | OFF | ON | ON |
| ANT - RF4 | L | L/H | L | OFF | OFF | OFF | ON | OFF | ON | ON | ON | OFF | ON |
| ANT - RF5 | L | L/H | H | OFF | OFF | OFF | OFF | ON | ON | ON | ON | ON | OFF |

## DC Bias Condition

$$
\left(\mathrm{Ta}=+25^{\circ} \mathrm{C}\right)
$$

| Item | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| $\operatorname{VctI}(\mathrm{H})$ | 1.5 | 1.8 | 3.6 |  |
| $\mathrm{Vctl}(\mathrm{L})$ | 0 | - | 0.3 | V |
| $\operatorname{Vod}$ | 2.6 | 2.8 | 3.6 |  |

## Electrical Characteristics

$\left(\mathrm{Ta}=+25^{\circ} \mathrm{C}, \mathrm{VDD}=2.8 \mathrm{~V}, \mathrm{Vctl}=0 \mathrm{~V} / 1.8 \mathrm{~V}\right)$

| Item | Symbol | Port | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Insertion loss | IL | Ant - RF1, 2, 3, 4, 5 | ${ }^{*}$ | - | 0.40 | 0.55 | dB |
|  |  |  | *2 | - | 0.50 | 0.65 |  |
| VSWR | VSWR |  | 869 to 2170 MHz | - | 1.2 | 1.5 | - |
| Harmonics | 2fo | Ant - RF1, 2, 3, 4, 5 | *3 | - | -50 | -35 | dBm |
|  | 3fo |  |  | - | -45 | -35 |  |
|  | 2fo |  | * 4 | - | -50 | -35 |  |
|  | 3fo |  |  | - | -50 | -35 |  |
| IMD2 | IMD2 | Ant - RF1, 2, 3, 4, 5 | *5 | - | -94 | -84 | dBm |
| Input IP2 | IIP2 |  |  | 89 | 99 | - | dBm |
| IMD3 | IMD3 | Ant - RF1, 2, 3, 4, 5 | *6 | - | -91 | -81 | dBm |
| Input IP3 | IIP3 |  |  | 53 | 58 | - | dBm |
| Control current | Ictl |  | $\mathrm{Vctl}=1.8 \mathrm{~V}$ | - | 10 | 25 | $\mu \mathrm{A}$ |
| Supply current | Idd |  | $\begin{aligned} & \text { VDD }=2.8 \mathrm{~V} \\ & \text { (state: } \mathrm{HLH} \text { ) } \end{aligned}$ | - | 160 | 260 | $\mu \mathrm{A}$ |
| Switching speed | Swt |  | 50\% Ctl to 90\% RF | - | 3 | 6 | $\mu \mathrm{S}$ |

Electrical characteristics are measured with all RF ports terminated in $50 \Omega$.
*1 Power incident on Ant, Pin $=0 \mathrm{dBm}, 869$ to 960 MHz .
*2 Power incident on Ant, Pin $=0 \mathrm{dBm}, 1805$ to 2170 MHz .
*3 Power incident on RFx, Pin = 24dBm, 824 to 915 MHz .
*4 Power incident on RFx, Pin = 21dBm, 1710 to 1980MHz.
*5 Pin $=20 \mathrm{dBm}$, Ftx $=1950 \mathrm{MHz}$, PBlocker $=-15 \mathrm{dBm}$, FBlocker $=190 \mathrm{MHz}$, Fim $=2140 \mathrm{MHz}$, IIP2 $=$ Pin + (Pblocker - IMD2)
*6 Pin $=20 \mathrm{dBm}$, Ftx $=1950 \mathrm{MHz}$, PBlocker $=-15 \mathrm{dBm}$, FBlocker $=1760 \mathrm{MHz}$, Fim $=2140 \mathrm{MHz}$, IIP3 $=$ Pin $+($ PBlocker - IMD3 $) / 2$
$\left(\mathrm{Ta}=+25^{\circ} \mathrm{C}, \mathrm{VDD}=2.8 \mathrm{~V}, \mathrm{Vctl}=0 \mathrm{~V} / 1.8 \mathrm{~V}\right)$

| Item | Symbol | Port |  | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Active | Port |  |  |  |  |  |
| Isolation | ISO. | RF1 | Ant - RF2 | *1 | 20 | 35 | - | dB |
|  |  |  | Ant - RF3 |  | 20 | 33 | - |  |
|  |  |  | Ant - RF4 |  | 20 | 33 | - |  |
|  |  |  | Ant - RF5 |  | 20 | 33 | - |  |
|  |  |  | Ant - RF2 | *2 | 20 | 32 | - |  |
|  |  |  | Ant - RF3 |  | 20 | 38 | - |  |
|  |  |  | Ant - RF4 |  | 20 | 34 | - |  |
|  |  |  | Ant - RF5 |  | 20 | 31 | - |  |
|  |  | RF2 | Ant - RF1 | *1 | 20 | 31 | - |  |
|  |  |  | Ant - RF3 |  | 20 | 35 | - |  |
|  |  |  | Ant - RF4 |  | 20 | 32 | - |  |
|  |  |  | Ant - RF5 |  | 20 | 31 | - |  |
|  |  |  | Ant - RF1 | *2 | 20 | 24 | - |  |
|  |  |  | Ant - RF3 |  | 20 | 40 | - |  |
|  |  |  | Ant - RF4 |  | 20 | 33 | - |  |
|  |  |  | Ant - RF5 |  | 20 | 29 | - |  |
|  |  | RF3 | Ant - RF1 | ${ }^{*}$ | 20 | 30 | - |  |
|  |  |  | Ant - RF2 |  | 20 | 35 | - |  |
|  |  |  | Ant - RF4 |  | 20 | 34 | - |  |
|  |  |  | Ant - RF5 |  | 20 | 30 | - |  |
|  |  |  | Ant - RF1 | *2 | 20 | 26 | - |  |
|  |  |  | Ant - RF2 |  | 20 | 36 | - |  |
|  |  |  | Ant - RF4 |  | 20 | 28 | - |  |
|  |  |  | Ant - RF5 |  | 20 | 24 | - |  |
|  |  | RF4 | Ant - RF1 | *1 | 20 | 31 | - |  |
|  |  |  | Ant - RF2 |  | 20 | 35 | - |  |
|  |  |  | Ant - RF3 |  | 20 | 32 | - |  |
|  |  |  | Ant - RF5 |  | 20 | 32 | - |  |
|  |  |  | Ant - RF1 | ${ }^{2}$ | 20 | 27 | - |  |
|  |  |  | Ant - RF2 |  | 20 | 42 | - |  |
|  |  |  | Ant - RF3 |  | 20 | 28 | - |  |
|  |  |  | Ant - RF5 |  | 20 | 28 | - |  |
|  |  | RF5 | Ant - RF1 | *1 | 20 | 31 | - |  |
|  |  |  | Ant - RF2 |  | 20 | 35 | - |  |
|  |  |  | Ant - RF3 |  | 20 | 31 | - |  |
|  |  |  | Ant - RF4 |  | 20 | 34 | - |  |
|  |  |  | Ant - RF1 |  | 20 | 27 | - |  |
|  |  |  | Ant - RF2 | *2 | 20 | 40 | - |  |
|  |  |  | Ant - RF3 |  | 20 | 32 | - |  |
|  |  |  | Ant - RF4 |  | 20 | 35 | - |  |

Electrical characteristics are measured with all RF ports terminated in $50 \Omega$.
*1 Power incident on Ant, Pin $=0 \mathrm{dBm}, 869$ to 960 MHz .
*2 Power incident on Ant, Pin $=0 \mathrm{dBm}, 1805$ to 2170 MHz .

## Recommended Circuit



When using this IC, the following external components should be used:
CRF: This capacitor is used for RF decoupling and must be used all applications.
Cbypass: This capacitor is used for DC line filtering. 100pF is recommended.
*1 Inductor $(56 \mathrm{nH})$ is recommended on Ant port for ESD protection.
Capacitors are required on all RF ports for DC blocking

## Package Outline

(Unit: mm)
$16 P \mid N X Q F N \quad(P L A S T \mid C)$


TERMINAL SECTION

Note:Cutting burr of lead are 0.05 mm MAX.

| SONY CODE | XQFN-16P-01 |
| :---: | :---: |
| JE ITA CODE | - |
| JEDEC CODE | - |

```
AP-4000-16033BS Rev.0
```

PACKAGE STRUCTURE

| PACKAGE MATERIAL | EPOXY RESIN |
| :--- | :--- |
| TERMINAL TREATMENT | SOLDER PLATING |
| TERMINAL MATERIAL | COPPER ALLOY |
| PACKAGE MASS | 0.01 g |

## LEAD PLATING SPECIFICATIONS

| ITEM | SPEC. |
| :--- | :--- |
| LEAD MATERIAL | COPPER ALLOY |
| SOLDER COMPOSITION | Sn-Bi Bi $: 1-4 \mathrm{wt} \%$ |
| PLATING THICKNESS | $5-18 \mu \mathrm{~m}$ |

