


NAND02G-B2D

2-Gbit, 2112-byte/1056-word page multiplane architecture, 1.8 V or 3 V, NAND flash memories

Preliminary Data

Features

- High density NAND flash memory
 - Up to 2 Gbits of memory array
 - Cost-effective solution for mass storage applications
- NAND interface
 - x8 or x16 bus width
 - Multiplexed address/data
- Supply voltage: 1.8 V or 3.0 V device
- Page size
 - x8 device: (2048 + 64 spare) bytes
 - x16 device: (1024 + 32 spare) words
- Block size
 - x8 device: (128 K + 4 K spare) bytes
 - x16 device: (64 K + 2 K spare) words
- Multiplane architecture
 - Array split into two independent planes
 - Program/erase operations can be performed on both planes at the same time
- Page read/program
 - Random access: 25 µs (max)
 - Sequential access: 25 ns (min)
 - Page program time: 200 µs (typ)
 - Multiplane page program time (2 pages): 200 µs (typ)
- Copy back program with automatic EDC (error detection code)
- Cache read mode
- Fast block erase
 - Block erase time: 1.5 ms (typ)
 - Multiblock erase time (2 blocks): 1.5 ms (typ)



- Status register
- Electronic signature
- Chip Enable 'don't care'
- Serial number option
- Data protection:
 - Hardware program/erase disabled during power transitions
 - Non-volatile protection option
- ONFI 1.0 compliant command set
- Data integrity
 - 100,000 program/erase cycles (with ECC)
 - 10 years data retention
- ECOPACK[®] packages

Table 1. **Device summary**

Reference	Part number
	NAND02GR3B2D
NAND02G-B2D	NAND02GW3B2D
NANDUZG-BZD	NAND02GR4B2D ⁽¹⁾
	NAND02GW4B2D ⁽¹⁾

1. x 16 organization only available for MCP products.

1/69

Contents

1	Descr	iption
2	Memo	ory array organization13
3	Signa	I descriptions
	3.1	Inputs/outputs (I/O0-I/O7)
	3.2	Inputs/outputs (I/O8-I/O15) 15
	3.3	Address Latch Enable (AL) 15
	3.4	Command Latch Enable (CL) 15
	3.5	Chip Enable (\overline{E})
	3.6	Read Enable (\overline{R})
	3.7	Write Enable (\overline{W})
	3.8	Write Protect (WP) 16
	3.9	Ready/Busy (RB) 16
	3.10	V _{DD} supply voltage
	3.11	V _{SS} ground
4	Bus o	perations
	4.1	Command input 17
	4.2	Address input
	4.3	Data input 17
	4.4	Data output
	4.5	Write protect
	4.6	Standby
5	Comn	nand set
6	Devic	e operations
	6.1	Read memory array
		6.1.1 Random read
		6.1.2 Page read
	6.2	Cache read

6.3	Page program	25
	6.3.1 Sequential input	25
	6.3.2 Random data input in page	25
6.4	Multiplane page program	27
6.5	Copy back program	28
6.6	Multiplane copy back program	30
6.7	Block erase	32
6.8	Multiplane block erase	33
6.9	Error detection code (EDC)	34
6.10	Reset	35
6.11	Read status register	35
	6.11.1 Write protection bit (SR7)	35
	6.11.2 P/E/R controller and cache ready/busy bit (SR6)	36
	6.11.3 P/E/R controller bit (SR5)	36
	6.11.4 Error bit (SR0)	36
	6.11.5 SR4, SR3, SR2 and SR1 are reserved	36
6.12	Read status enhanced	37
6.13	Read EDC status register	37
6.14	Read electronic signature	38
6.15	Read ONFI signature	40
6.16	Read parameter page	40
Data	protection	44
Softv	vare algorithms	44
8.1	Bad block management	44
8.2	NAND flash memory failure modes	45
8.3	Garbage collection	46
8.4	Wear-leveling algorithm	46
8.5	Error correction code	47
	ram and erase times and endurance cycles	48 49
man		10

7

8

9

10

11	DC and AC parameters 50
	11.1 Ready/busy signal electrical characteristics
	11.2 Data protection 64
12	Package mechanical 65
13	Ordering information67
14	Revision history68



List of tables

Table 1.	Device summary
Table 2.	Product description
Table 3.	Signal names
Table 4.	Bus operations
Table 5.	Address insertion (x 8 devices)
Table 6.	Address insertion (x 16 devices)
Table 7.	Address definition (x 8 devices) 19
Table 8.	Address definition (x 16 devices) 19
Table 9.	Commands
Table 10.	Address definition for EDC units (x8 devices)
Table 11.	Address definition for EDC units (x16 devices)
Table 12.	Status register bits
Table 13.	EDC status register bits
Table 14.	Electronic signature
Table 15.	Electronic signature byte 3
Table 16.	Electronic signature byte 4
Table 17.	Electronic signature byte 5
Table 18.	Read ONFI signature
Table 19.	Parameter page data structure
Table 20.	Block failure
Table 21.	Program erase times and program erase endurance cycles
Table 22.	Absolute maximum ratings
Table 23.	Operating and AC measurement conditions50
Table 24.	Capacitance
Table 25.	DC characteristics (1.8 V devices)
Table 26.	DC characteristics (3 V devices)
Table 27.	AC characteristics for command, address, data input
Table 28.	AC Characteristics for operations
Table 29.	TSOP48 - 48 lead plastic thin small outline, 12 x 20 mm, package mechanical data 65
Table 30.	VFBGA63 9.5 x 12 mm - 6 x 8 active ball array, 0.80 mm pitch, package mechanical
	data
Table 31.	Ordering information scheme
Table 32.	Document revision history

List of figures

Figure 1.	Logic block diagram	. 9
Figure 2.	Logic diagram	
Figure 3.	TSOP48 connections for NAND02G-B2D	11
Figure 4.	VFBGA63 connections for NAND02G-B2D devices	12
Figure 5.	Memory array organization	14
Figure 6.	Read operations	22
Figure 7.	Random data output during sequential data output	23
Figure 8.	Cache read (sequential) operation	24
Figure 9.	Cache read (random) operation	24
Figure 10.	Page program operation	26
Figure 11.	Random data input during sequential data input	26
Figure 12.	Multiplane page program waveform	28
Figure 13.	Copy back program (without readout of data)	29
Figure 14.	Copy back program (with readout of data)	29
Figure 15.	Page copy back program with random data input	30
Figure 16.	Multiplane copy back program	31
Figure 17.	Block erase	32
Figure 18.	Multiplane block erase	
Figure 19.	Page organization	34
Figure 20.	Bad block management flowchart	45
Figure 21.	Garbage collection	
Figure 22.	Error detection	47
Figure 23.	Equivalent testing circuit for AC characteristics measurement	
Figure 24.	Command latch AC waveforms	
Figure 25.	Address latch AC waveforms	
Figure 26.	Data input latch AC waveforms	
Figure 27.	Sequential data output after read AC waveforms	
Figure 28.	Sequential data output after read AC waveforms (EDO mode)	
Figure 29.	Read Status register or read EDC Status register AC waveform	
Figure 30.	Read status enhanced waveform	
Figure 31.	Read electronic signature AC waveform	
Figure 32.	Read ONFI signature waveform	
Figure 33.	Page read operation AC waveform.	
Figure 34.	Page program AC waveform	
Figure 35.	Block erase AC waveform	
Figure 36.	Reset AC waveform	
Figure 37.	Program/erase enable waveform	
Figure 38.	Program/erase disable waveform	
Figure 39.	Read parameter page waveform	
Figure 40.	Ready/busy AC waveform	
Figure 41.	Ready/busy load circuit.	
Figure 42.	Resistor value versus waveform timings for ready/busy signal	
Figure 43.	Data protection	
Figure 44.	TSOP48 - 48 lead plastic thin small outline, 12 x 20 mm, package outline	
Figure 45.	VFBGA63 9.5 x 12 mm - 6 x 8 active ball array, 0.80 mm pitch, package outline	66

1 Description

The NAND02G-B2D devices are part of the NAND flash 2112-byte/1056-word page family of non-volatile flash memories. They use NAND cell technology and have a density of 2 Gbits.

These devices have a memory array that is split into 2 planes of 1024 blocks each. This multiplane architecture makes it possible to program 2 pages at a time (one in each plane), or to erase 2 blocks at a time (one in each plane). This feature reduces the average program and erase times by 50%.

The NAND02G-B2D devices operate from a 1.8 V or 3 V voltage supply. Depending on whether the device has a x8 or x16 bus width, the page size is 2112 bytes (2048 + 64 spare) or 1056 words (1024 + 32 spare), respectively.

The address lines are multiplexed with the data input/output signals on a multiplexed x 8 input/output bus. This interface reduces the pin count and makes it possible to migrate to other densities without changing the footprint.

Each block can be programmed and erased over 100,000 cycles with ECC (error correction code) on. To extend the lifetime of NAND flash devices, the implementation of an ECC is mandatory.

A write protect pin is available to provide hardware protection against program and erase operations.

The devices feature an open-drain ready/busy output that identifies if the P/E/R (program/erase/read) controller is currently active. The use of an open-drain output allows the ready/busy pins from several memories to connect to a single pull-up resistor.

A Copy Back Program command is available to optimize the management of defective blocks. When a page program operation fails, the data can be programmed in another page without having to resend the data to be programmed. An embedded error detection code is automatically executed after each copy back operation: 1 error bit can be detected for every 528 bits. With this feature it is no longer necessary to use an external 2-bit ECC to detect copy back operation errors.

The devices have a cache read feature that improves the read throughput for large files. During cache reading, the device loads the data in a Cache register while the previous data is transferred to the I/O buffers to be read.

The devices have the Chip Enable 'don't care' feature, which allows code to be directly downloaded by a microcontroller. This is possible because Chip Enable transitions during the latency time do not stop the read operation.

The NAND02G-B2D devices support the ONFI 1.0 specification.

Two further features are available as options:

- Extra non-volatile protection
- An individual serial number that acts as an unique identifier.

More information is available, upon completion of an NDA (non-disclosure agreement), and are, therefore, not described in this datasheet. For more details of this option contact your nearest Numonyx sales office.

The devices are available in the TSOP48 (12 x 20 mm) and VFBGA63 (9.5 x 12 mm) packages.


For information on how to order these options, refer to *Table 31: Ordering information scheme*. Devices are shipped from the factory with block 0 always valid and the memory content bits, in valid blocks, erased to '1'.

Table 2: Product description lists the part numbers and other information for all the devices in the family.


Part number	Density	Bus width	Page size	Block size	Memory array	Operating voltage	Sequential access time (min)	Random access time (max)	Page Program (typ)	Block Erase (typ)	Package
NAND02GR3B2D		x8	2048+64	128 K+4 K bytes	64 pages x 2048 blocks	1.7 to 1.95 V	45 ns		200 µs	1.5 ms	VFBGA63
NAND02GW3B2D	2 Gb -		bytes			2.7 to 3.6 V	25 ns	25.00			
NAND02GR4B2D		×10	1024+	64 K+2 K words				25 µs			TSOP48 VFBGA63
NAND02GW4B2D		x16	32 words			2.7 to 3.6 V	25 ns				

Table 2. Product description









Signal	Function	Direction							
I/O0-7	Data input/outputs, address inputs, or command inputs (x8/x16 devices)	Input/output							
I/O8-15	Data input/outputs (x16 devices)	Input/output							
AL	Address Latch Enable	Input							
CL	Command Latch Enable	Input							
Ē	Chip Enable	Input							
R	Read Enable	Input							
RB	Ready/Busy (open-drain output)	Output							
W	Write Enable	Input							
WP	Write Protect	Input							
V _{DD}	Supply voltage	Power supply							
V _{SS}	Ground	Ground							
NC	Not connected internally	N/A							
DU	Do not use	N/A							

Table 3. Signal names




Figure 3. TSOP48 connections for NAND02G-B2D

 1	2	3	4	5	6	7	8	9	10
DU	DU							DU	DU
DU								DU	DU
		WP	AL	V _{SS}	(E)	\overline{W}	RB		
		NC	R	CL	NC	NC	NC		
		NC	NC	NC	NC	NC	NC		
		NC	NC	NC	NC	NC	NC		
		NC	NC	NC	NC	NC	NC		
		NC	1/00	NC	NC	NC	V _{DD}		
		NC	I/O1	NC	V _{DD}	1/05	1/07		
		V _{SS}	I/O2	1/03	1/04	1/06	V _{SS}		
DU	DU							DU	DU
DU	DU							DU	DU

Figure 4. VFBGA63 connections for NAND02G-B2D devices



2 Memory array organization

The memory array is made up of NAND structures where 32 cells are connected in series. It is organized into blocks where each block contains 64 pages. The array is split into two areas, the main area and the spare area. The main area of the array is used to store data, and the spare area typically stores error correction codes, software flag, or bad block identification.

In x 8 devices, the pages are split into a 2048-byte main area and a spare area of 64 bytes. In x 16 devices, the pages are split into a 1024-word main area and a spare area of 32 words. Refer to *Figure 5: Memory array organization*.


Bad blocks


In the x8 devices, the NAND flash 2112-byte/1056-word page devices may contain bad blocks, which are blocks that contain one or more invalid bits whose reliability is not guaranteed. Additional bad blocks may develop during the lifetime of the device.

The bad block information is written prior to shipping (refer to Section 8.1: Bad block management for more details).

There are a minimum of 2008 and a maximum of 2048 valid blocks. These numbers include both the bad blocks that are present when the device is shipped and the bad blocks that could develop later on.

These blocks need to be managed using bad blocks management, block replacement, or error correction codes (refer to Section 8: Software algorithms).





3 Signal descriptions

See *Figure 2: Logic diagram*, and *Table 3: Signal names* for a brief overview of the signals connected to this device.

3.1 Inputs/outputs (I/O0-I/O7)

Input/outputs 0 to 7 input the selected address, output the data during a read operation, or input a command or data during a write operation. The inputs are latched on the rising edge of Write Enable. I/O0-I/O7 are left floating when the device is deselected or the outputs are disabled.

3.2 Inputs/outputs (I/O8-I/O15)

Input/outputs 8 to 15 are only available in x 16 devices. They output the data during a read operation or input data during a write operation. Command and address inputs only require I/O0 to I/O7.

The inputs are latched on the rising edge of Write Enable. I/O8-I/O15 are left floating when the device is deselected or the outputs are disabled.

3.3 Address Latch Enable (AL)

The Address Latch Enable activates the latching of the address inputs in the command interface. When AL is High, the inputs are latched on the rising edge of Write Enable.

3.4 Command Latch Enable (CL)

The Command Latch Enable activates the latching of the command inputs in the command interface. When CL is High, the inputs are latched on the rising edge of Write Enable.

3.5 Chip Enable (E)

The Chip Enable input, \overline{E} , activates the memory control logic, input buffers, decoders and sense amplifiers. When Chip Enable is Low, V_{IL} , the device is selected. If Chip Enable goes High, V_{IH} , while the device is busy, the device remains selected and does not go into standby mode.

3.6 Read Enable (\overline{R})

The Read Enable pin, \overline{R} , controls the sequential data output during read operations. Data is valid t_{RLQV} after the falling edge of \overline{R} . The falling edge of \overline{R} also increments the internal column address counter by one.



3.7 Write Enable (\overline{W})

The Write Enable input, \overline{W} , controls writing to the command interface, input address, and data latches. Both addresses and data are latched on the rising edge of Write Enable.

During power-up and power-down a recovery time of 10 μ s (min) is required before the command interface is ready to accept a command. It is recommended to keep Write Enable high during the recovery time.

3.8 Write Protect (WP)

The Write Protect pin is an input that gives a hardware protection against unwanted program or erase operations. When Write Protect is Low, V_{IL} , the device does not accept any program or erase operations.

It is recommended to keep the Write Protect pin Low, VIL, during power-up and power-down.

3.9 Ready/Busy (RB)

The Ready/Busy output, $R\overline{B}$, is an open-drain outputs that can be used to identify if the P/E/R controller is currently active.

When Ready/Busy is Low, V_{OL} , a read, program or erase operation is in progress. When the operation completes, Ready/Busy goes High, V_{OH} .

The use of an open-drain output allows the Ready/Busy pins from several memories to be connected to a single pull-up resistor. A Low then indicates that one or more of the memories is busy.

During power-up and power-down a minimum recovery time of 10 μs is required before the command interface is ready to accept a command. During this period the R \overline{B} signal is Low, $V_{OL}.$

Refer to Section 11.1: Ready/busy signal electrical characteristics for details on how to calculate the value of the pull-up resistor.

3.10 V_{DD} supply voltage

 V_{DD} provides the power supply to the internal core of the memory device. It is the main power supply for all operations (read, program and erase).

An internal voltage detector disables all functions whenever V_{DD} is below V_{LKO} (see *Table 26*) to protect the device from any involuntary program/erase during power transitions.

Each device in a system should have V_{DD} decoupled with a 0.1 μF capacitor. The PCB track widths should be sufficient to carry the required program and erase currents.

3.11 V_{SS} ground

Ground, $V_{\mbox{SS},}$ is the reference for the power supply. It must be connected to the system ground.

4 Bus operations

There are six standard bus operations that control the memory, as described in this section. See *Table 4: Bus operations* for a summary of these operations.

Typically, glitches of less than 5 ns on Chip Enable, Write Enable, and Read Enable are ignored by the memory and do not affect bus operations.

4.1 Command input

Command input bus operations give commands to the memory.

Commands are accepted when Chip Enable is Low, Command Latch Enable is High, Address Latch Enable is Low, and Read Enable is High. They are latched on the rising edge of the Write Enable signal.

Only I/O0 to I/O7 input commands.

See Figure 24 and Table 27 for details of the timings requirements.

4.2 Address input

Address input bus operations input the memory addresses. Five bus cycles are required to input the addresses (refer to *Table 5: Address insertion (x 8 devices)* and *Table 6: Address insertion (x 16 devices)*).

The addresses are accepted when Chip Enable is Low, Address Latch Enable is High, Command Latch Enable is Low, and Read Enable is High. They are latched on the rising edge of the Write Enable signal.

Only I/O0 to I/O7 are used to input addresses.

See Figure 25 and Table 27 for details of the timings requirements.

4.3 Data input

Data input bus operations input the data to be programmed.

Data is accepted only when Chip Enable is Low, Address Latch Enable is Low, Command Latch Enable is Low, and Read Enable is High. The data is latched on the rising edge of the Write Enable signal. The data is input sequentially using the Write Enable signal.

See Figure 26 and Table 27 and Table 28 for details of the timings requirements.

4.4 Data output

Data output bus operations read the data in the memory array, the Status register, the electronic signature, and the unique identifier.

Data is output when Chip Enable is Low, Write Enable is High, Address Latch Enable is Low, and Command Latch Enable is Low.

The data is output sequentially using the Read Enable signal.



If the Read Enable pulse frequency is lower then 33 MHz (t_{RLRL} higher than 30 ns), the output data is latched on the rising edge of Read Enable signal (see *Figure 27*).

For higher frequencies (t_{RLRL} lower than 30 ns), the EDO (extended data out) mode must be used. In this mode, Data Output bus operations are valid on the input/output bus for a time of t_{RLOX} after the falling edge of Read Enable signal (see *Figure 28*).

See Table 28 for details on the timings requirements.

4.5 Write protect

Write protect bus operations are used to protect the memory against program or erase operations. When the Write Protect signal is Low, the device does not accept program or erase operations, and, therefore, the contents of the memory array cannot be altered. The Write Protect signal is not latched by Write Enable to ensure protection, even during power-up.

4.6 Standby

When Chip Enable is High the memory enters standby mode, the device is deselected, outputs are disabled, and power consumption is reduced.

Bus operation	Ē	AL	CL	R	W	WP	I/O0 - I/O7	I/O8 - I/O15 ⁽¹⁾
Command input	V_{IL}	V_{IL}	V_{IH}	V _{IH}	Rising	X ⁽²⁾	Command	Х
Address input	V_{IL}	V_{IH}	V_{IL}	V _{IH}	Rising	Х	Address	Х
Data input	V_{IL}	V_{IL}	V_{IL}	V _{IH}	Rising	V _{IH}	Data input	Data input
Data output	V_{IL}	V_{IL}	V_{IL}	Falling	V _{IH}	Х	Data output	Data output
Write protect	Х	Х	Х	Х	Х	V _{IL}	Х	Х
Standby	V_{IH}	Х	Х	Х	Х	V_{IL}/V_{DD}	Х	Х

Table 4. Bus operations

1. Only for x 16 devices.

2. $\overline{\text{WP}}$ must be V_{IH} when issuing a Program or Erase command.

Table 5.Address insertion (x 8 devices)

Bus cycle ⁽¹⁾	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0
1 st	A7	A6	A5	A4	A3	A2	A1	A0
2 nd	V _{IL}	V _{IL}	V _{IL}	V _{IL}	A11	A10	A9	A8
3 rd	A19	A18	A17	A16	A15	A14	A13	A12
4 th	A27	A26	A25	A24	A23	A22	A21	A20
5 th	V _{IL}	A28						

1. Any additional address input cycles are ignored.

Table 0.	Audres	Address insertion (x to devices)										
Bus cycle ⁽¹⁾	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0				
1 st	A7	A6	A5	A4	A3	A2	A1	A0				
2 nd	V _{IL}	V _{IL}	V _{IL}	V _{IL}	V _{IL}	A10	A9	A8				
3 rd	A18	A17	A16	A15	A14	A13	A12	A11				
4 th	A26	A25	A24	A23	A22	A21	A20	A19				
5 th	V _{IL}	V _{IL}	V _{IL}	V _{IL}	V _{IL}	V _{IL}	V _{IL}	A27				

 Table 6.
 Address insertion (x 16 devices)

1. Any additional address input cycles are ignored.

Table 7. Address definition (x 8 devices)

Address	Definition	
A0 - A11	Column address	
A12 - A17	Page address	
A18 - A28	Block address	
A18 = 0	First plane	
A18 = 1	Second plane	

Table 8. Address definition (x 16 devices)

Address	Definition	
A0 - A10	Column address	
A11 - A16	Page address	
A17 - A27	Block address	
A17 = 0	First plane	
A17 = 1	Second plane	

5 Command set

All bus write operations sent to the device are interpreted by the command interface. The commands are input on I/O0-I/O7 and are latched on the rising edge of Write Enable when the command Latch Enable signal is High. Device operations are selected by writing specific commands to the Command register. The two-step command sequences for program and erase operations are imposed to maximize data security.

Table 9 summarizes the commands.

Command ⁽¹⁾	Bus write operations				Commands
Command	1 st cycle	2 nd cycle	3 rd cycle	4 th cycle	accepted during busy
Read	00h	30h	_	_	
Random Data Output	05h	E0h	-	_	
Cache Read (sequential)	31h	-	-	-	
Enhanced Cache Read (random)	00h	31h	-	-	
Exit Cache Read	3Fh	-	-	_	Yes ⁽²⁾
Page Program (sequential input default)	80h	10h	-	-	
Random Data Input	85h	_	_	_	
Multiplane Page Program ⁽³⁾	80h	11h	81h	10h	
Multiplane Page Program	80h	11h	80h	10h	
Copy Back Read	00h	35h	-	_	
Copy Back Program	85h	10h	-	-	
Multiplane Copy Back Program ⁽³⁾	85h	11h	81h	10h	
Multiplane Copy Back Program	85h	11h	85h	10h	
Block Erase	60h	D0h	-	-	
Multiplane Block Erase ⁽³⁾	60h	60h	D0h	-	
Multiplane Block Erase	60h	D1h	60h	D0h	
Reset	FFh	-	-	_	Yes
Read Electronic Signature	90h	-	-	-	
Read Status register	70h	-	-	-	Yes
Read Status Enhanced	78h	_	-	_	Yes
Read Parameter Page	ECh	_	-	_	
Read EDC Status register	7Bh	_	_	_	

Table 9.Commands

1. Commands in bold are referring to ONFI 1.0 specifications.

2. Only during cache read busy.

3. Command maintained for backward compatibility.



6 Device operations

This section provides details of the device operations.

6.1 Read memory array

At power-up the device defaults to read mode. To enter read mode from another mode, the read command must be issued (see *Table 9: Commands*).

6.1.1 Random read

Each time the read command is issued, the first read is random read.


6.1.2 Page read

After the first random read access, the page data (2112 bytes or 1056 words) is transferred to the page buffer in a time of t_{WHBH} (see *Table 28*). Once the transfer is complete, the Ready/Busy signal goes High. The data can then be read sequentially (from selected column address to last column address) by pulsing the Read Enable signal.

The devices can output random data in a page, instead of consecutive sequential data, by issuing a Random Data Output command. The Random Data Output command can be used to skip some data during a sequential data output.

The sequential operation can be resumed by changing the column address of the next data to be output, to the address which follows the Random Data Output command. The Random Data Output command can be issued as many times as required within a page.

The Random Data Output command is not accepted during cache read operations.






Figure 7. Random data output during sequential data output

6.2 Cache read

The cache read operation improves the read throughput by reading data using the Cache register. As soon as the user starts to read one page, the device automatically loads the next page into the Cache register.

A Read Page command, as defined in *Section 6.1.1: Random read*, is issued prior to the first Cache Read command in a cache read sequence. Once the Read Page command execution is terminated, the Cache Read command can be issued as follows:

- 1. Issue a Sequential Cache Read command to copy the next page in sequential order to the Cache register
- 2. Issue a Random Cache Read command to copy the page addressed in this command to the Cache register.

The two commands can be used interchangeably, in any order. When there are no more pages to be read, the final page is copied into the Cache register by issuing the Exit Cache Read command. A Read Cache command must not be issued after the last page of the device is read. Data output only starts after issuing the 31h command for the first time.

See Figure 8: Cache read (sequential) operation and Figure 9: Cache read (random) operation for examples of the two sequences.



After the Sequential Cache Read or Random Cache Read command has been issued, the Ready/Busy signal goes Low and the Status register bits are set to SR5 =' 0' and SR6 ='0'. This is for a period of Cache Read busy time, t_{RCBSY} while the device copies the next page into the Cache register.

After the Cache Read busy time has passed, the Ready/Busy signal goes High and the Status register bits are set to SR5 = '0' and SR6 = '1', signifying that the Cache register is ready to download new data. Data of the previously read page can be output from the page buffer by toggling the Read Enable signal. Data output always begins at column address 00h, but the Random Data Output command is also supported.





Figure 8. Cache read (sequential) operation





6.3 Page program

The page program operation is the standard operation to program data to the memory array. Generally, the page is programmed sequentially, however, the device does support random input within a page.

It is recommended to address pages sequentially within a given block.

The memory array is programmed by page, however, partial page programming is allowed where any number of bytes (1 to 2112) or words (1 to 1056) can be programmed.

The maximum number of consecutive, partial-page program operations allowed in the same page is four. After exceeding four operations, a Block Erase command must be issued before any further program operations can take place in that page.

6.3.1 Sequential input

To input data sequentially the addresses must be sequential and remain in one block.

For sequential input each page program operation consists of the following five steps:

- 1. One bus cycle is required to set up the Page Program (sequential input) command (see *Table 9: Commands*)
- 2. Five bus cycles are then required to input the program address (refer to *Table 5:* Address insertion (x 8 devices) and *Table 6:* Address insertion (x 16 devices))
- 3. The data is then loaded into the Data registers
- 4. One bus cycle is required to issue the Page Program Confirm command to start the P/E/R controller. The P/E/R controller only starts if the data has been loaded in step 3.
- 5. The P/E/R controller then programs the data into the array.

See *Figure 10: Page program operation* for more information.

6.3.2 Random data input in page

During a sequential input operation, the next sequential address to be programmed can be replaced by a random address by issuing a Random Data Input command. The following two steps are required to issue the command:

- 1. One bus cycle is required to set up the Random Data Input command (see *Table 9: Commands*)
- 2. Two bus cycles are then required to input the new column address (refer to *Table 5: Address insertion (x 8 devices)*)

Random data input can be repeated as often as required in any given page.

Once the program operation has started, the Status register can be read using the Read Status register command. During program operations the Status register only flags errors for bits set to '1' that have not been successfully programmed to '0'.


During the program operation, only the Read Status register and Reset commands are accepted; all other commands are ignored.

Once the program operation has completed, the P/E/R controller bit SR6 is set to '1' and the Ready/Busy signal goes High.

The device remains in read status register mode until another valid command is written to the command interface.



Figure 10. Page program operation






Figure 11. Random data input during sequential data input



6.4 Multiplane page program

The devices support multiplane page program operations, which enables the programming of two pages in parallel, one in each plane.

A multiplane page program operation requires the following two steps:

- 1. The first step serially loads up to two pages of data (4224 bytes) into the data buffer. It requires:
 - 1 clock cycle to set up the Page Program command (see Section 6.3.1: Sequential input)
 - 5 bus write cycles to input the first page address and data. The address of the first page must be within the first plane (A18 = 0 for x 8 devices, A17 = 0 for x 16 devices)
 - 1 bus write cycle to issue the page program confirm code. After this, the device is busy for a time of t_{IPBSY}
 - When the device returns to the ready state (Ready/Busy High), a multiplane page program setup code must be issued, followed by the 2nd page address (5 write cycles) and data. The address of the second page must be within the second plane (A18 = 1 for x 8 devices, A17 = 1 for x 16 devices)
- 2. Parallel programming of both pages starts after the issue of Page Confirm command. Refer to *Figure 12: Multiplane page program waveform* for differences between ONFI and traditional sequences.

As for standard page program operation, the device supports random data input during both data loading phases.

Once the multiplane page program operation has started, that is during a delay of t_{IPBSY}, the Status register can be read using the Read Status register command.

Once the multiplane page program operation has completed, the P/E/R controller bit SR6 is set to '1' and the Ready/Busy signal goes High.

If the multiplane page program fails, an error is signaled on bit SR0 of the Status register. To know which page of the two planes failed, the Read Status Enhanced command must be issued twice, once for each plane (see Section 6.12).

Figure 12 provides a description of the multiplane operation while showing the restrictions related to the multiplane page program and the differences between ONFI 1.0 and traditional sequences.






Figure 12. Multiplane page program waveform

1. This address scheme refers to x 8 devices. Please, remember to use the appropriate scheme for x 16 devices.

6.5 Copy back program

The copy back program operation is used to copy the data stored in one page and reprogram it in another page.

The copy back program operation does not require external memory and so the operation is faster and more efficient because the reading and loading cycles are not required. The operation is particularly useful when a portion of a block is updated and the rest of the block needs to be copied to the newly assigned block.

The NAND02G-B2D device features automatic EDC (error detection code) during a copy back operation. Consequently, external ECC is no longer required. The errors detected during copy back operations can be read by performing a read EDC Status register operation (see Section 6.13: Read EDC status register). See also Section 6.9 for details of EDC operations.


The copy back program operation requires the following four steps:

- 1. The first step reads the source page. The operation copies all 2112 bytes from the page into the data buffer. It requires:
 - 1 bus write cycle to set up the command
 - 5 bus write cycles to input the source page address
 - 1 bus write cycle to issue the confirm command code
- 2. When the device returns to the ready state (Ready/Busy High), optional data readout is allowed by pulsing R; the next bus write cycle of the command is given with the 5 bus cycles to input the target page address. The address A18 in x 8 devices (A17 in x 16 devices) must be the same for the source and target page
- 3. Then, the confirm command is issued to start the P/E/R controller.

To see the data input cycle for modifying the source page and an example of the copy back program operation, refer to *Figure 13: Copy back program (without readout of data)*.


Figure 15: Page copy back program with random data input shows a data input cycle to modify a portion or a multiple distant portion of the source page.





1. Copy back program is only permitted between odd address pages or even address pages.








Figure 15. Page copy back program with random data input

6.6 Multiplane copy back program

In addition to multiplane page program, the NAND02G-B2D device supports multiplane copy back program.

A Multiplane Copy Back Program command requires exactly the same steps as a multiplane page program and must satisfy the same time constraints (see *Section 6.4: Multiplane page program*).

Prior to executing the multiplane copy back program, two single page read operations must be executed to copy back the first page from the first plane and the second page from the second plane.

Two different sequences are allowed for the multiplane copy back operation:

- 1. A traditional one (85h command, address insertion for the first plane, 11h command, 81h command, address insertion for the second plane, 10h command)
- 2. ONFI 1.0 (85h command, address insertion for the first plane, 11h command, 85h command, address insertion for the second plane, 10h command).

The EDC check is also performed during the multiplane copy back program. Errors during multiplane copy back operations can be detected by performing a read EDC Status register operation (see Section 6.13: Read EDC status register).

If the multiplane copy back program fails, an error is signaled on bit SR0 of the Status register. To know which page of the two planes failed, the Read Status Enhanced command must be executed twice, once for each plane (see *Section 6.12*). *Figure 16* provides a description of multiplane copy back program waveforms.

🙌 numonyx




Figure 16. Multiplane copy back program

1. This address scheme refers to x 8 devices. Please, remember to use the appropriate scheme for x 16 devices.

2. Any command between 11h and 81h is prohibited except 70h and FFh.

6.7 Block erase

Erase operations are done one block at a time. An erase operation sets all of the bits in the addressed block to '1'. All previous data in the block is lost.

An erase operation consists of the following three steps (refer to Figure 17: Block erase):


- 1. One bus cycle is required to set up the Block Erase command. Only addresses A18-A28 are used; the other address inputs are ignored
- 2. Three bus cycles are then required to load the address of the block to be erased. Refer to *Table 7: Address definition (x 8 devices)* for the block addresses of each device
- 3. One bus cycle is required to issue the Block Erase Confirm command to start the P/E/R controller.

The operation is initiated on the rising edge of Write Enable, \overline{W} , after the Confirm command is issued. The P/E/R controller handles block erase and implements the verify process.

During the block erase operation, only the Read Status Register and Reset commands are accepted; all other commands are ignored.

Once the program operation has completed, the P/E/R controller bit SR6 is set to '1' and the Ready/Busy signal goes High. If the operation completed successfully, the Write Status bit SR0 is '0', otherwise it is set to '1'.






6.8 Multiplane block erase


The multiplane block erase operation allows the erasure of two blocks in parallel, one in each plane.

This operation consists of the following three steps (refer to *Figure 18: Multiplane block erase*):

- 10 bus cycles are required to set up the Block Erase command and load the addresses of the blocks to be erased. The Setup command followed by the address of the block to be erased must be issued for each block. t_{IEBSY} busy time is required between the insertion of first and the second block addresses. As for multiplane page program, the address of the first and second page must be within the first plane (A18 = 0 for x8 devices, A17 = 0 for x16 devices) and second plane (A18 = 1 for x8 devices, A17 = 1 for x16 devices), respectively
- 2. one bus cycle is then required to issue the Multiplane Block Erase Confirm command and start the P/E/R controller

If the multiplane block erase fails, an error is signaled on bit SR0 of the Status register. To know which page of the two planes failed, the Read Status Enhanced command must be issued twice, once for each plane (see *Section 6.12*).





1. This address scheme refers to x 8 devices. Please remember to use the appropriate scheme for x 16 devices.



6.9 Error detection code (EDC)

The EDC is performed automatically during all copy back operations. It starts immediately after the device becomes busy.

The EDC detects 1 single bit error per EDC unit. Each EDC unit has a density of 528 bytes (or 264 words), split into 512 bytes of main area and 16 bytes of spare area (or 256 + 8 words). Refer to *Table 10* and *Figure 19* for EDC unit addresses definition. EDC results can only be retrieved during copy back program and multiplane copy back operations using the Read EDC Status Register command (see *Section 6.13*).

To properly use the EDC, the following conditions apply:

- Page program operations must be performed on a whole page, or on whole EDC unit(s)
- The modification of the content of an EDC unit using a random data input before the copy back program, must be performed on the whole EDC unit. It can only be done once per EDC unit. Any partial modification of the EDC unit results in the corruption of the on-chip EDCs.

Figure 19. Page organization




 Table 10.
 Address definition for EDC units (x8 devices)

EDC unit		area	Spare area		
EDC unit	Area name	Column address	Area name	Column address	
1st 528-byte EDC unit	А	0 to 511	E	2048 to 2063	
2nd 528-byte EDC unit	В	512 to 1023	F	2064 to 2079	
3rd 528-byte EDC unit	С	1024 to1535	G	2080 to 2095	
4th 528-byte EDC unit	D	1536 to 2047	Н	2096 to 2111	



EDC unit	Main	area	Spare area		
Area name		Column address	Area name	Column address	
1st 264-word EDC unit	A	0 to 255	E	1024 to 1031	
2nd 264-word EDC unit	В	256 to 511	F	1032 to 1039	
3rd 264-word EDC unit	С	512 to 767	G	1040 to 1047	
4th 264-word EDC unit	D	768 to 1023	Н	1048 to 1055	

Table 11. Address definition for EDC units (x16 devices)

6.10 Reset

The Reset command is used to reset the command interface and Status register. If the Reset command is issued during any operation, the operation is aborted. If the aborted operation is a program or erase operation, the contents of the memory locations being modified are no longer valid as the data is partially programmed or erased.

If the device has already been reset, then the new Reset command is not accepted.

The Ready/Busy signal goes Low for t_{BLBH4} after the Reset command is issued. The value of t_{BLBH4} depends on the operation that the device was performing when the command was issued. Refer to *Table 28* for the values.

6.11 Read status register

The devices contain a Status register that provides information on the current or previous program or erase operation. The various bits in the Status register convey information and errors on the operation.

The Status register is read by issuing the Read Status Register command. The Status register information is present on the output data bus (I/O0-I/O7) on the falling edge of Chip Enable or Read Enable, whichever occurs last. When several memories are connected in a system, the use of Chip Enable and Read Enable signals allows the system to poll each device separately, even when the Ready/Busy pins are common-wired. It is not necessary to toggle the Chip Enable or Read Enable signals to update the contents of the Status register.

After the Read Status Register command has been issued, the device remains in read status register mode until another command is issued. Therefore, if a Read Status Register command is issued during a Random Read cycle, a new Read command must be issued to continue with a Page Read operation.

The Status register bits are summarized in *Table 12: Status register bits*. Refer to *Table 12* in conjunction with the following sections.

6.11.1 Write protection bit (SR7)

The Write Protection bit identifies if the device is protected or not. If the Write Protection bit is set to '1' the device is not protected and program or erase operations are allowed. If the Write Protection bit is set to '0' the device is protected and program or erase operations are not allowed.

6.11.2 P/E/R controller and cache ready/busy bit (SR6)

Status register bit SR6 has two different functions depending on the current operation.

During cache operations, SR6 acts as a Cache Ready/Busy bit, which indicates whether the Cache register is ready to accept new data. When SR6 is set to '0', the Cache register is busy, and when SR6 is set to '1', the Cache register is ready to accept new data.

During all other operations, SR6 acts as a P/E/R controller bit, which indicates whether the P/E/R controller is active or inactive. When the P/E/R controller bit is set to '0', the P/E/R controller is active (device is busy); when the bit is set to '1', the P/E/R controller is inactive (device is ready).

6.11.3 P/E/R controller bit (SR5)

The Program/Erase/Read controller bit indicates whether the P/E/R controller is active or inactive during cache operations. When the P/E/R controller bit is set to '0', the P/E/R controller is active (device is busy); when the bit is set to '1', the P/E/R controller is inactive (device is ready).

Note: This bit is only valid for cache operations.

6.11.4 Error bit (SR0)

The Error bit is used to identify if any errors have been detected by the P/E/R controller. The Error bit is set to '1' when a program or erase operation has failed to write the correct data to the memory. If the Error bit is set to '0' the operation has completed successfully.

6.11.5 SR4, SR3, SR2 and SR1 are reserved

Bit	Name	Logic level	Definition
0.0.7	Muite protection	'1'	Not protected
SR7	Write protection	'0'	Protected
SP6	SR6 Program/Erase/Read controller	'1'	P/E/R controller inactive, device ready
SKO		'0'	P/E/R controller active, device busy
SPE	SR5 Program/Erase/Read controller ⁽¹⁾	'1'	P/E/R controller inactive, device ready
SKO		'0'	P/E/R controller active, device busy
SR4, SR3, SR2, SR1	Reserved	Don't care	
SR0 Generic error	Ceneric error	'1'	Error – operation failed
	Generic error	ʻ0'	No error – operation successful

Table 12.Status register bits

1. Only valid for cache operations.

6.12 Read status enhanced

In NAND flash devices with multiplane architecture, it is possible to independently read the status register of a single plane using the Read Status Enhanced command. If the error bit of the Status register, SR0, reports an error during or after a multiplane operation, the Read Status Enhanced command is used to know which of the two planes contains the page that failed the operation. Three address cycles are required to address the selected block and page (A12-A28 for x 8 devices and A11-A27 for x 16 devices).

The output of the Read Status Enhanced command has the same coding as the Read Status command. See *Table 12* for a full description and *Figure 30* for the Read Status Enhanced waveform.

6.13 Read EDC status register

The devices contain an EDC Status register, which provides information on the errors that occurred during the read cycles of the copy back and multiplane copy back operations. In the case of multiplane copy back program it is not possible to distinguish which of the two read operations caused the error.

The EDC Status register is read by issuing the Read EDC Status Register command.

After issuing the Read EDC Status Register command, a read cycle outputs the content of the EDC Status register to the I/O pins on the falling edge of Chip Enable or Read Enable signals, whichever occurs last. The operation is similar to the Read Status Register command.

Table 13: EDC status register bits summarizes the EDC Status register bits. See *Figure 29* for a description of register EDC Status register waveforms.

Bit	Name	Logic level	Definition
0	Pass/Fail	'1'	Copy back or multiplane copy back operation failed
0	rass/raii	·0'	Copy back or multiplane copy back operation succeeded
1	EDC status	'1'	Error
	LDO Status	·0'	No error
2	EDC validity	'1'	Valid
2		'0'	Invalid
3	Reserved	'Don't care'	-
4	Reserved	'Don't care'	-
5	Ready/Busy ⁽¹⁾	'1'	Ready
5	Ready/Busy(ʻ0'	Busy
6	Ready/Busy ⁽¹⁾	'1'	Ready
0	Ready/Busy("	'0'	Busy
7	Write Protect	'1'	Not protected
1	Write Protect	ʻ0'	Protected

Table 13.EDC status register bits

1. See Table 12: Status register bits for a description of SR5 and SR6 bits.



6.14 Read electronic signature

The devices contain a manufacturer code and device code. The following three steps are required to read these codes:

- 1. One bus write cycle to issue the Read Electronic Signature command (90h)
- 2. One bus write cycle to input the address (00h)
- 3. Five bus read cycles to sequentially output the data (as shown in *Table 14: Electronic signature*).

The device remains in this state until a new command is issued

Root part number	Byte 1	Byte 2	Byte 3 (see Table 15)	Byte 4 (see Table 16)	Byte 5 (see Table 17)
NAND02GR3B2D	20h	AAh	10h	15h	44h
NAND02GW3B2D	20h	DAh	10h	95h	44h
NAND02GR4B2D	0020h	BAh	10h	55h	44h
NAND02GW4B2D	0020h	CAh	10h	D5h	44h

Table 14.Electronic signature

Table 15.Electronic signature byte 3

I/O	Definition	Value	Description
		0 0	1
I/01-I/00	Internal chip pumbar	0 1	2
1/01-1/00	Internal chip number	1 0	4
		11	8
		0 0	2-level cell
1/03-1/02	Cell type	0 1	4-level cell
1/03-1/02		10	8-level cell
		11	16-level cell
		0 0	1
	Number of simultaneously	0 1	2
I/05-I/04	programmed pages	1 0	4
		11	8
1/06	Interleaved programming	0	Not supported
I/O6	between multiple devices	1	Supported
I/07	Cacho program	0	Not supported
1/07	Cache program	1	Supported



I/O	Definition	Value	Description
		0 0	1 Kbytes
	Page size	0 1	2 Kbytes
I/O1-I/O0	(without spare area)	10	4 Kbytes
		11	8 Kbytes
I/O2	Spare area size	0	8
1/02	(byte/512 byte)	1	16
		0 0	30/50 ns
I/O7, I/O3	Minimum sequential access	10	25 ns
1/07, 1/03	time	0 1	Reserved
		11	Reserved
		0 0	64 Kbytes
I/O5-I/O4	Block size	0 1	128 Kbytes
1/05-1/04	(without spare area)	10	256 Kbytes
		11	512 Kbytes
I/O6	Organization	0	x8
1/00	Organization	1	x16

Table 16. Electronic signature byte 4

Table 17.Electronic signature byte 5

I/O	Definition	Value	Description
I/O1 - I/O0	Reserved	0 0	
		0 0	1 plane
1/03 - 1/02	Plane number	0 1	2 planes
1/03 - 1/02	Flarie number	1 0	4 planes
		1 1	8 planes
		0 0 0	64 Mbits
		001	128 Mbits
		0 1 0	256 Mbits
I/O6 - I/O4	Plane size	0 1 1	512 Mbits
1/06 - 1/04	(without spare area)	100	1 Gb
		101	2 Gb
		1 1 0	4 Gb
		1 1 1	8 Gb
I/07	Reserved	0	

6.15 Read ONFI signature

To recognize NAND flash devices that are compatible with the ONFI 1.0 command set, the Read Electronic Signature command can be issued, followed by an address of 20h. The next four bytes output is the ONFI signature, which is the ASCII encoding of the 'ONFI' word. Reading beyond four bytes produces indeterminate values. The device remains in this state until a new command is issued.

Figure 32 provides a description of the read ONFI signature waveform and *Table 18* provides the definition of the output bytes.

	Value	ASCII character
1st byte	4Fh	0
2nd byte	4Eh	Ν
3rd byte	46h	F
4th byte	49h	l
5th byte	Undefined	Undefined

Table 18. Read ONFI signature

6.16 Read parameter page

The Read Parameter Page command retrieves the data structure that describes the NAND flash organization, features, timings and other behavioral parameters. This data structure enables the host processor to automatically recognize the NAND flash configuration of a device. The whole data structure is repeated at least five times.

See *Figure 39* for a description of the read parameter page waveform.

The Random Data Read command can be issued during execution of the read parameter page to read specific portions of the parameter page.

The Read Status command may be used to check the status of read parameter page during execution. After completion of the Read Status command, 00h is issued by the host on the command line to continue with the data output flow for the Read Parameter Page command.

Read status enhanced is not be used during execution of the Read Parameter Page command.

Table 19 defines the parameter page data structure. For parameters that span multiple bytes, the least significant byte of the parameter corresponds to the first byte.

Values are reported in the parameter page in bytes when referring to items related to the size of data access (as in an x 8 data access device). For example, the chip returns how many data bytes are in a page. For a device that supports x 16 data access, the host is required to convert byte values to word values for its use. Unused fields are set to 0h.

For more detailed information about parameter page data bits, refer to ONFI Specification 1.0 section 5.4.1.



Table	Byte	O/M ⁽¹⁾	Description					
			Parameter pag	Parameter page signature				
			– Byte 0: 4Fh, 'O'					
	0-3	М	- Byte 1: 4Eh,					
			 Byte 2: 46h, Byte 3: 49h, 					
			– Dyte 3. 491,	Revision number				
	4-5	М	Bit 2 to bit 15	Reserved (0)				
×			Bit 1	1 = supports ONFI version 1.0				
oloc			Bit 0	Reserved (0)				
res t				Features supported				
atu			Bit 5 to bit 15	Reserved (0)				
nd fe			Bit 4	1 = supports odd to even page copy back				
n ar	6-7 M		Bit 3	1 = supports interleaved operations				
latio	latic		Bit 2	1 = supports non-sequential page programming				
orm			Bit 1	1 = supports multiple LUN operations				
n inf			Bit 0	1 = supports 16-bit data bus width				
Revision information and features block		8-9 M		Optional commands supported				
Re			Bit 6 to bit 15	Reserved (0)				
			Bit 5	1 = supports read unique ID				
	8-0		Bit 4	1 = supports copy back				
	0-9		Bit 3	1 = supports read status enhanced				
			Bit 2	1 = supports get features and set features				
			Bit 1	1 = supports read cache commands				
			Bit 0	1 = supports page cache program command				
	10-31			Reserved (0)				
. '	32-43	М	Device manufa	acturer (12 ASCII characters)				
urer blo	44-63	М	Device model	(20 ASCII characters)				
Ifact	64	М	JEDEC manufa	acturer ID				
Manufacturer information block	65-66	0	Date code					
Info	67-79		Reserved (0)					
	80-83	М		Number of data bytes per page				
			Number of spare bytes per page					
	84-85	М		Number of spare bytes per page				
		M M		Number of spare bytes per page Number of data bytes per partial page				
	84-85							

 Table 19.
 Parameter page data structure



Table		0/M ⁽¹⁾	page data structure (continued)			
	Byte	O/M ⁽¹⁾		Description		
	96-99	М		Number of blocks per logical unit (LUN)		
	100	М		Number of logical units (LUNs)		
				Number of address cycles		
	101	М	Bit 4 to bit 7	Column address cycles		
			Bit 0 to bit 3	Row address cycles		
	102	М		Number of bits per cell		
	103-104	М		Bad blocks maximum per LUN		
	105-106	М		Block endurance		
	107	М		Guaranteed valid blocks at beginning of target		
	108-109	М		Block endurance for guaranteed valid blocks		
¥	110	М		Number of programs per page		
Memory organization block			Partial programming attributes			
	111	М	Bit 5 to bit 7	Reserved		
			4	1 = partial page layout is partial page data followed by partial page spare		
ry ol			Bit 1 to bit 3	Reserved		
Ioma			0	1 = partial page programming has constraints		
Me	112	М		Number of bits ECC correctability		
				Number of interleaved address bits		
	113	3 M	Bit 4 to bit 7	Reserved (0)		
			Bit 0 to bit 3	Number of interleaved address bits		
			Interleaved operation attributes			
			Bit 4 to bit 7	Reserved (0)		
	114	Ο	Bit 3	Address restrictions for program cache		
	117	0	Bit 2	1 = program cache supported		
			Bit 1	1 = no block address restrictions		
			Bit 0	Overlapped / concurrent interleaving support		
	115-127			Reserved (0)		
	128	М		I/O pin capacitance		

 Table 19.
 Parameter page data structure (continued)



	Byte	O/M ⁽¹⁾	page data si	Description				
				Timing mode support				
			Bit 6 to bit 15	Reserved (0)				
			Bit 5	1 = supports timing mode 5				
	129-130	М	Bit 4	1 = supports timing mode 4				
	129-130	IVI	Bit 3	1 = supports timing mode 3				
			Bit 2	1 = supports timing mode 2				
×			Bit 1	1 = supports timing mode 1				
bloc			Bit 0	1 = supports timing mode 0, shall be 1				
Electrical parameters block				Program cache timing mode support				
ame			Bit 6 to bit 15	Reserved (0)				
par		0	Bit 5	1 = supports timing mode 5				
rical	131-132		Bit 4	1 = supports timing mode 4				
Elect	101 102		Bit 3	1 = supports timing mode 3				
ш			Bit 2	1 = supports timing mode 2				
			Bit 1	1 = supports timing mode 1				
			Bit 0	1 = supports timing mode 0				
	133-134	М		t _{PROG} maximum page program time (μs)				
	135-136	М		t _{BERS} maximum block erase time (μs)				
	137-138	М		t _R maximum page read time (μs)				
	139-163	М		Reserved (0)				
۲ م	164-165	М		Vendor specific revision number				
Vendor block	166-253			Vendor specific				
> 1	254-255	М		Integrity CRC				
am.	256-511	М		Value of bytes 0-255				
d. para pages	512-767	М		Value of bytes 0-255				
Red. param. pages	768+	0		Additional redundant parameter pages				

 Table 19.
 Parameter page data structure (continued)

1. O = optional, M = mandatory.

7 Data protection

The devices feature a Write Protect, \overline{WP} , pin, which protects the device against program and erase operations. It is recommended to keep \overline{WP} at V_{II} during power-up and power-down.

8 Software algorithms

This section provides information on the software algorithms that Numonyx recommends implementing to manage the bad blocks and extend the lifetime of the NAND device.

NAND flash memories are programmed and erased by Fowler-Nordheim tunnelling using high voltage. Exposing the device to high voltage for extended periods damages the oxide layer.

To extend the number of program and erase cycles and increase the data retention, the:

- Number of program and erase cycles is limited (see Table 21: Program erase times and program erase endurance cycles for the values)
- Implementation of a garbage collection, a wear-leveling algorithm and an error correction code is recommended.

To help integrate a NAND memory into an application, Numonyx provides a file system OS native reference software, which supports the basic commands of file management.

Contact the nearest Numonyx sales office for more details.

8.1 Bad block management

Devices with bad blocks have the same quality level and the same AC and DC characteristics as devices that have all valid blocks. A bad block does not affect the performance of valid blocks because it is isolated from the bit and common source lines by a select transistor.

The devices are supplied with all the locations inside valid blocks erased (FFh). The bad block information is written prior to shipping. Any block, where the 1st and 6th bytes or the 1st word in the spare area of the 1st page, does not contain FFh, is a bad block.

The bad block information must be read before any erase is attempted as the bad block Information may be erased. For the system to be able to recognize the bad blocks based on the original information, the creation of a bad block table following the flowchart shown in *Figure 20: Bad block management flowchart* is recommended.

🙌 numonyx

8.2 NAND flash memory failure modes

Over the lifetime of the device bad blocks may develop. To implement a highly reliable system, the possible failure modes must be considered.


• Program/erase failure

In this case, the block has to be replaced by copying the data to a valid block. These additional bad blocks can be identified because attempts to program or erase them gives errors in the Status register. As the failure of a page program operation does not affect the data in other pages in the same block, the block can be replaced by reprogramming the current data and copying the rest of the replaced block to an available valid block. The Copy Back Program command copies the data to a valid block. See Section 6.5: Copy back program for more details.

Read failure


In this case, ECC correction must be implemented. To efficiently use the memory space, the recovery of a single-bit error in read by ECC, without replacing the whole block, is recommended.

Refer to *Table 20: Block failure* for the recommended procedure to follow if an error occurs during an operation.



Operation	Procedure
Erase	Block replacement
Program	Block replacement
Read	ECC


Figure 20. Bad block management flowchart




8.3 Garbage collection

When a data page needs to be modified, it is faster to write to the first available page, resulting in the previous page being marked as invalid. After several updates it is necessary to remove invalid pages to free memory space.

To free this memory space and allow further program operations, the implementation of a garbage collection algorithm is recommended. In garbage collection software, the valid pages are copied into a free area and the block containing the invalid pages is erased as show in *Figure 21*.





8.4 Wear-leveling algorithm

For write-intensive applications, the implementation of a wear-leveling algorithm is recommended to monitor and spread the number of write cycles per block.

In memories that do not use a wear-leveling algorithm, not all blocks get used at the same rate. The wear-leveling algorithm insures that equal use is made of all the available write cycles for each block. There are two wear-leveling levels:

- First level wear-leveling, where new data is programmed to the free blocks that have had the fewest write cycles
- Second level wear-leveling, where long-lived data is copied to another block so that the original block can be used for more frequently-changed data.


The second level wear-leveling is triggered when the difference between the maximum and the minimum number of write cycles per block reaches a specific threshold.

🙌 numonyx

8.5 Error correction code

The user must implement an error correction code (ECC) to identify and correct errors in the data stored in the NAND flash memories. For every 2048 bits in the device, the implementation of 22 bits of ECC (16 bits for line parity plus 6 bits for column parity) is required.

Figure 22. Error detection



9 Program and erase times and endurance cycles

The program and erase times and the number of program/erase cycles per block are shown in *Table 21*.

NAND flash						
Parameters		Min Typ Max			— Unit	
Page program time			200	700	μs	
	3.0 V		200	700	μs	
Multiplane program time	1.8 V		250	800	μs	
Block erase time			1.5	2	ms	
	3.0 V		1.5	2	ms	
Multiplane block erase time	1.8 V		2	2.5	ms	
Multiplane program busy time (t _{IPBSY})			0.5	1	μs	
Multiplane erase busy time (t _{IEBSY})			0.5	1	μs	
Cache read busy time (t _{RCBSY})			3	t _R	μs	
Program/erase cycles per block (with ECC)		100,000			cycles	
Data retention		10			years	

Table 21. Program erase times and program erase endurance cycles

Numonyx

10 Maximum ratings

Stressing the device above the ratings listed in *Table 22: Absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Val	Unit		
Symbol	Falameter	Min	Max	onic	
T _{BIAS}	Temperature under bias	- 50	125	°C	
T _{STG}	Storage temperature	- 65	150	°C	
V _{IO} ⁽¹⁾	Input or output voltage	- 0.6	4.6	V	
V _{DD}	Supply voltage	- 0.6	4.6	V	

1. Minimum voltage may undershoot to -2 V for less than 20 ns during transitions on input and I/O pins. Maximum voltage may overshoot to V_{DD} + 2 V for less than 20 ns during transitions on I/O pins.

11 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the following DC and AC characteristics tables are derived from tests performed under the measurement conditions summarized in *Table 23*. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Demonster	NANE			
Parameter	Min	Max	Units	
Supply up to go ()()	1.8 V device	1.7	1.95	M
Supply voltage (V _{DD})	3.0 V device	2.7	3.6	V
Angligge (T)	Grade 1	0	70	°C
Ambient temperature (T _A)	Grade 6	-40	85	°C
Load capacitance (C_L) (1 TTL GATE	1.8 V device	30		pF
and C _L)	3.0 V device	50		pF
Input pulses voltages		0	V _{DD}	V
Input and output timing ref. voltages		VD	D/2	V
Output circuit resistor R _{ref}	8.35		kΩ	
Input rise and fall times	5		ns	

Table 24. Capacitance⁽¹⁾

Symbol	Parameter	Test condition	Тур	Max	Unit
C _{IN}	Input capacitance	$V_{IN} = 0 V$		10	pF
C _{I/O}	Input/output capacitance ⁽²⁾	V _{IL} = 0 V		10	pF

1. $T_A = 25 \text{ °C}$, f = 1 MHz. C_{IN} and $C_{I/O}$ are not 100% tested.

2. Input/output capacitances double in stacked devices.




Figure 23. Equivalent testing circuit for AC characteristics measurement

Symbol	Parameter		Test conditions	Min	Тур	Max	Unit		
I _{DD1}	Operating Sequential Read		t _{RLRL} minimum Ē=V _{IL,} I _{OUT} = 0 mA	-	10	20	mA		
I _{DD2}	current	Program	-	-	10	20	mA		
I _{DD3}		Erase	-	-	10	20	mA		
I _{DD5}	Standby current (CMOS ⁽¹⁾		Ē=V _{DD} -0.2, WP=0/V _{DD}	-	10	50	μA		
I _{LI}	Input leakage current ⁽¹⁾		V _{IN} = 0 to V _{DD} max	-	-	±10	μA		
I _{LO}	Output leakage	current ⁽¹⁾	V _{OUT} = 0 to V _{DD} max	-	-	±10	μA		
V _{IH}	Input high vo	oltage	-	0.8 * V _{DD}	-	V _{DD} + 0.3	V		
V _{IL}	Input low vo	ltage	-	-0.3	-	0.2 * V _{DD}	V		
V _{OH}	Output high volt	age level	I _{OH} = -100 μA	V _{DD} - 0.1	-	-	V		
V _{OL}	Output low voltage level		I _{OL} = 100 μA	-	-	0.1	V		
$I_{OL} (R\overline{B})$	Output low current (RB)		V _{OL} = 0.1 V	3	-	4	mA		
V _{LKO}	V _{DD} supply voltage (erase and program lockout)		-	-	-	1.1	V		

Table 25. DC characteristics (1.8 V devices)

1. Leakage current and standby current double in stacked devices.

Symbol	Paramete	er	Test conditions	Min	Тур	Max	Unit
I _{DD1}	Operating	Sequential read	t _{RLRL} minimum Ē=V _{IL,} I _{OUT} = 0 mA	-	15	30	mA
I _{DD2}	current	Program	-	-	15	30	mA
I _{DD3}		Erase	-	-	15	30	mA
I _{DD4}	Standby current	(TTL) ⁽¹⁾	$E=V_{IH}, \overline{WP}=0/V_{DD}$			1	mA
I _{DD5}	Standby current (CMOS) ⁽¹⁾		Ē=V _{DD} -0.2, WP=0/V _{DD}	-	10	50	μA
I _{LI}	Input leakage c	urrent ⁽¹⁾	V _{IN} = 0 to V _{DD} max	-	-	±10	μA
I _{LO}	Output leakage	current ⁽¹⁾	V _{OUT} = 0 to V _{DD} max	-	-	±10	μA
V _{IH}	Input high vo	ltage	-	0.8 V _{DD}	-	V _{DD} +0.3	V
V _{IL}	Input low vo	ltage	-	-0.3	-	0.2 V _{DD}	V
V _{OH}	Output high voltage level		I _{OH} = -400 μA	2.4	-	-	V
V _{OL}	Output low voltage level		I _{OL} = 2.1 mA	-	-	0.4	V
$I_{OL} (R\overline{B})$	Output low current (RB)		V _{OL} = 0.4 V	8	-	10	mA
V _{LKO}	V _{DD} supply voltage (erase and program lockout)		-	-	-	1.8	V

 Table 26.
 DC characteristics (3 V devices)

1. Leakage current and standby current double in stacked devices.

Table 27. AC characteristics for command, address, data input

Symbol	Alt. symbol	Parameter	1.8 V	3 V	Unit		
t _{ALLWH}	ture	Address Latch Low to Write Enable High	AL setup time	Min	25	12	ns
t _{ALHWH}	t _{ALS}	Address Latch High to Write Enable High	AL Setup time	IVIIII	25	12	115
t _{CLHWH}	+	Command Latch High to Write Enable High	CL setup time	Min	25	10	n 0
t _{CLLWH}	t _{CLS}	Command Latch Low to Write Enable High	CL setup time	IVIIII	25	12	ns
t _{DVWH}	t _{DS}	Data Valid to Write Enable High	Data setup time	Min	20	12	ns
t _{ELWH}	t _{CS}	Chip Enable Low to Write Enable High	E setup time	Min	35	20	ns
t _{WHALH}	t _{ALH}	Write Enable High to Address Latch High	AL hold time	Min	10	5	ns
t _{WHCLH}	4	Write Enable High to Command Latch High	CL hold time	Min	10	5	
t _{WHCLL}	t _{CLH}	Write Enable High to Command Latch Low		IVIIII	10	5	ns
t _{WHDX}	t _{DH}	Write Enable High to Data Transition	Data hold time	Min	10	5	ns
t _{WHEH}	t _{CH}	Write Enable High to Chip Enable High	E hold time	Min	10	5	ns
t _{WHWL}	t _{WH}	Write Enable High to Write Enable Low	W high hold time	Min	15	10	ns
t _{WLWH}	t _{WP}	Write Enable Low to Write Enable High	W pulse width	Min	25	12	ns
t _{WLWL}	t _{WC}	Write Enable Low to Write Enable Low	Write cycle time	Min	45	25	ns




Symbol	Alt. symbol		Parameter				Unit
t _{ALLRL1}	+	Address Latch Low to	Read electronic signature	Min	10	10	ns
t _{ALLRL2}	t _{AR}	Read Enable Low Read cycle		Min	10	10	ns
t _{BHRL}	t _{RR}	Ready/Busy High to Re	ad Enable Low	Min	20	20	ns
t _{BLBH1}			Read Busy time	Max	25	25	μs
t _{BLBH2}	t _{PROG}		Program Busy time	Max	700	700	μs
t _{BLBH3}	t _{BERS}		Erase Busy time	Max	2	2	ms
		Ready/Busy Low to Ready/Busy High	Reset Busy time, during ready	Max	5	5	μs
+	4		Reset Busy time, during read	Max	5	5	μs
t _{BLBH4}	t _{RST}		Reset Busy time, during program	Max	10	10	μs
			Reset Busy time, during erase	Max	500	500	μs
t _{CLLRL}	t _{CLR}	Command Latch Low to	Read Enable Low	Min	10	10	ns
t _{DZRL}	t _{IR}	Data Hi-Z to Read Enat	ble Low	Min	0	0	ns
t _{EHQZ}	t _{CHZ}	Chip Enable High to Ou	tput Hi-Z	Max	30	30	ns
t _{EHALX}		Chip Enable High to Ad	dress Latch 'don't care'	N.4im	10	10	
t _{EHCLX}	t _{CSD}	Chip Enable High to Co	mmand Latch 'don't care'	- Min	10	10	ns
t _{RHQZ}	t _{RHZ}	Read Enable High to C	output Hi-z	Max	100	100	ns
t _{ELQV}	t _{CEA}	Chip Enable Low to Output Valid		Max	45	25	ns
t _{RHRL}	t _{REH}	Read Enable High to Read Enable Low	Read Enable High Hold time	Min	15	10	ns
t _{EHQX}	t _{COH}	Chip Enable high to Out	tput Hold	Min	15	15	ns
t _{RHQX}	t _{RHOH}	Read Enable High to O	utput Hold	Min	15	15	ns
t _{RLQX}	t _{RLOH}	Read Enable Low to Ou	tput Hold (EDO mode)	Min	5	5	ns
t _{RLRH}	t _{RP}	Read Enable Low to Read Enable High	Read enable pulse width	Min	25	12	ns
t _{RLRL}	t _{RC}	Read Enable Low to Read Enable Low	Read cycle time	Min	45	25	ns
		Read Enable Low to	Read enable access time				
t _{RLQV}	t _{REA}	Output Valid	Read ES Access time ⁽²⁾	Max	30	20	ns
t _{WHBH}	t _R	Write Enable High to Ready/Busy High	Read Busy time	Max	25	25	μs
t _{WHBL}	t _{WB}	Write Enable High to Ready/Busy Low		Max	100	100	ns
t _{WHRL}	t _{WHR}	Write Enable High to Read Enable Low		Min	60	60	ns
t _{RHWL}	t _{RHW}	Read Enable High to Write Enable Low		Min	100	100	ns
t _{WHWH}	t _{ADL} ⁽³⁾	Last address latched to data loading time during program operations			100	70	ns
t _{∨HWH} t _{∨LWH}	t _{WW} ⁽⁴⁾	Write Protection time		Min	100	100	ns

Table 28. AC Characteristics for operations⁽¹⁾

1. The time to ready depends on the value of the pull-up resistor tied to the ready/busy pin. See *Figure 40*, *Figure 41* and *Figure 42*.

- 2. ES = electronic signature.
- 3. t_{ADL} is the time from \overline{W} rising edge during the final address cycle to \overline{W} rising edge during the first data cycle.
- During a program/erase enable operation, t_{WW} is the delay from WP high to W High. During a program/erase disable operation, t_{WW} is the delay from WP Low to W High.

Figure 24. Command latch AC waveforms







Figure 25. Address latch AC waveforms










Figure 27. Sequential data output after read AC waveforms

1. $CL = Low, AL = Low, \overline{W} = High.$

2. t_{RHQX} is applicable for frequencies lower than 33 MHz (for instance, t_{RLRL} higher than 30 ns).




Figure 28. Sequential data output after read AC waveforms (EDO mode)

1. In EDO mode, CL and AL are Low, $V_{\rm IL},$ and $\overline{\rm W}$ is High, $V_{\rm IH}.$

2. t_{RLQX} is applicable for frequencies high than 33 MHz (for instance, t_{RLRL} lower than 30 ns).





Figure 29. Read Status register or read EDC Status register AC waveform

Figure 30. Read status enhanced waveform







Figure 31. Read electronic signature AC waveform

1. Refer to *Table 14* for the values of the manufacturer and device codes, and to *Table 15*, *Table 16*, and *Table 17* for the information contained in byte 3, byte 4, and byte 5.

Figure 32. Read ONFI signature waveform






Figure 33. Page read operation AC waveform







Figure 34. Page program AC waveform

Numonyx











Numonyx














62/69

11.1 Ready/busy signal electrical characteristics

Figure 41, *Figure 40* and *Figure 42* show the electrical characteristics for the ready/busy signal. The value required for the resistor R_P can be calculated using the following equation:

$$R_{P}min = \frac{(V_{DDmax} - V_{OLmax})}{I_{OL} + I_{L}}$$

This is an example for 3 V devices:

$$R_{P}min = \frac{3.2V}{8mA^{+}I_{I}}$$

where I_L is the sum of the input currents of all the devices tied to the ready/busy signal. R_P max is determined by the maximum value of t_r .

Figure 40. Ready/busy AC waveform





Figure 41. Ready/busy load circuit








Figure 42. Resistor value versus waveform timings for ready/busy signal

1. T = 25 °C.

11.2 Data protection

The Numonyx NAND devices are designed to guarantee data protection during power transitions.

A V_{DD} detection circuit disables all NAND operations, if V_{DD} is below the V_{LKO} threshold.

In the V_{DD} range from V_{LKO} to the lower limit of nominal range, the \overline{WP} pin should be kept low (V_{IL}) to guarantee hardware protection during power transitions as shown in the below figure.





Figure 43. Data protection

12 Package mechanical

In order to meet environmental requirements, Numonyx offers these devices in ECOPACK® packages. ECOPACK® packages are lead-free. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

Figure 44. TSOP48 - 48 lead plastic thin small outline, 12 x 20 mm, package outline



1. Drawing is not to scale.

Table 29. TSOP46 - 46 lead plastic thin small outline, 12 x 20 mm, package mechanical data								
Symbol		millimeters			inches			
Symbol	Тур	Min	Max	Тур	Min	Max		
А			1.20			0.047		
A1	0.10	0.05	0.15	0.004	0.002	0.006		
A2	1.00	0.95	1.05	0.039	0.037	0.041		
В	0.22	0.17	0.27	0.009	0.007	0.011		
С		0.10	0.21		0.004	0.008		
CP			0.08			0.003		
D1	12.00	11.90	12.10	0.472	0.468	0.476		
E	20.00	19.80	20.20	0.787	0.779	0.795		
E1	18.40	18.30	18.50	0.724	0.720	0.728		
е	0.50	-	-	0.020	-			
L	0.60	0.50	0.70	0.024	0.020	0.028		
L1	0.80			0.031				
а	3°	0°	5°	3°	0°	5°		

Table 29.	TSOP48 - 48 lead	plastic thin small outline,	12 x 20 mm, package mechanical data
-----------	------------------	-----------------------------	-------------------------------------




Figure 45. VFBGA63 9.5 x 12 mm - 6 x 8 active ball array, 0.80 mm pitch, package outline

1. Drawing is not to scale

Table 30.	VFBGA63 9.5 x 12 mm - 6 x 8 active ball array, 0.80 mm pitch, package mechanical
	data

Cumhal		Millimeters			Inches			
Symbol	Тур	Min	Max	Тур	Min	Max		
А			1.05			0.041		
A1		0.25			0.010			
A2			0.70			0.028		
b	0.45	0.40	0.50	0.018	0.016	0.020		
D	9.50	9.40	9.60	0.374	0.370	0.378		
D1	4.00			0.157				
D2	7.20			0.283				
ddd			0.10			0.004		
Е	12.00	11.90	12.10	0.472	0.468	0.476		
E1	5.60			0.220				
E2	8.80			0.346				
е	0.80	-	-	0.031	-	_		
FD	2.75			0.108				
FD1	1.15			0.045				
FE	3.20			0.126				
FE1	1.60			0.063				
SD	0.40			0.016				
SE	0.40			0.016				

13 **Ordering information**

Table 31. Ordering information scheme

Example:	NAND02GW3B2D N	6 E
Device type		
NAND flash memory		
Density		
02 G = 2 Gb		
Operating voltage		
$W = V_{DD} = 2.7$ to 3.6 V		
R = V _{DD} = 1.7 to 1.95 V		
Bus width		
3 = x8		
$4 = x16^{(1)}$		
Family identifier		
B = 2112-byte page		
Device options		
2 = Chip Enable 'don't care' enabled		
Product version		
D = Fourth version		
Package		
N = TSOP48 12 x 20 mm		
ZA = VFBGA63 9.5 x 12 x 1 mm, 0.8 mm pitch		
Temperature range		
6 = -40 to 85 °C		
Ontion		

Option

E = ECOPACK package, standard packing

F = ECOPACK package, tape and reel packing

1. x16 organization only available for MCP products.

Note: Devices are shipped from the factory with the memory content bits, in valid blocks, erased to '1'. For further information on any aspect of this device, please contact your nearest Numonyx sales office.



14 Revision history

Date	Revision	Changes
07-Sep-2007	1	Initial release.
13-Feb-2008	2	Document status promoted from target specification to preliminary data. Modified: Figure 12: Multiplane page program waveform, Figure 16: Multiplane copy back program, Figure 18: Multiplane block erase, Figure 30: Read status enhanced waveform, Figure 37: Program/erase enable waveform, Figure 38: Program/erase disable waveform, Figure 42: Resistor value versus waveform timings for ready/busy signal, Section 6.4: Multiplane page program, Section 8.5: Error correction code, Table 8: Address definition (x 16 devices), Table 21: Program erase times and program erase endurance cycles, Table 23: Operating and AC measurement conditions. Minor text changes.
03-Apr-2008	3	Applied Numonyx branding.

Table 32. Document revision history	Table 32.	Document revision history
-------------------------------------	-----------	---------------------------



Please Read Carefully:

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH NUMONYX[™] PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN NUMONYX'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NUMONYX ASSUMES NO LIABILITY WHATSOEVER, AND NUMONYX DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF NUMONYX PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Numonyx products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Numonyx may make changes to specifications and product descriptions at any time, without notice.

Numonyx, B.V. may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Numonyx reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Contact your local Numonyx sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Numonyx literature may be obtained by visiting Numonyx's website at http://www.numonyx.com.

Numonyx StrataFlash is a trademark or registered trademark of Numonyx or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 11/5/7, Numonyx, B.V., All Rights Reserved.

