

# GS8161FZ18/32/36BD

165-Bump BGA Commercial Temp Industrial Temp

# 18Mb Flow Through Synchronous NBT SRAM

5.5 ns-7.5 ns 2.5 V or 3.3 V V<sub>DD</sub> 2.5 V or 3.3 V I/O

### Features

- Flow Through mode
- NBT (No Bus Turn Around) functionality allows zero wait read-write-read bus utilization
- Fully pin-compatible with flow through NtRAM<sup>™</sup>, NoBL<sup>™</sup> and ZBT<sup>™</sup> SRAMs
- IEEE 1149.1 JTAG-compatible Boundary Scan
- 2.5 V or 3.3 V +10%/-10% core power supply
- LBO pin for Linear or Interleave Burst mode
- Pin-compatible with 2M, 4M, and 8M devices
- Byte write operation (9-bit Bytes)
- 3 chip enable signals for easy depth expansion
- ZZ pin for automatic power-down
- JEDEC-standard 165-bump FP-BGA package
- RoHS-compliant 165-bump BGA package available

### **Functional Description**

The GS8161FZ18/32/36BD is an 18Mbit Synchronous Static SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other flow through read/single late write SRAMs, allow utilization of all available bus bandwidth by eliminating the need to insert deselect cycles when the device is switched from read to write cycles.

Because it is a synchronous device, address, data inputs, and read/ write control inputs are captured on the rising edge of the input clock. Burst order control ( $\overline{LBO}$ ) must be tied to a power rail for proper operation. Asynchronous inputs include the Sleep mode enable, ZZ and Output Enable. Output Enable can be used to override the synchronous control of the output drivers and turn the RAM's output drivers off at any time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex offchip write pulse generation required by asynchronous SRAMs and simplifies input signal timing.

The GS8161FZ18/32/36BD is configured to operate in Flow Through mode.

The GS8161FZ18/32/36BDis implemented with GSI's high performance CMOS technology and is available in JEDEC-standard 165-bump FP-BGA package.

### **Parameter Synopsis**

		-5.5	-6.5	-7.5	Unit
Flow Through	t <sub>KQ</sub>	5.5	6.5	7.5	ns
	tCycle	5.5	6.5	7.5	ns
2-1-1-1	Curr (x18)	225	200	185	mA
	Curr (x32/x36)	255	220	205	mA



1	2	3	4	5	6	7	8	9	10	11	
NC	А	E1	BB	NC	E3	CKE	ADV	А	А	А	А
NC	A	E2	NC	BA	СК	W	G	A	А	NC	В
NC	NC	V <sub>DDQ</sub>	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DDQ</sub>	NC	DQPA	С
NC	DQB	V <sub>DDQ</sub>	V <sub>DD</sub>	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQA	D
NC	DQB	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	V <sub>DDQ</sub>	NC	DQA	Е
NC	DQB	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	V <sub>DDQ</sub>	NC	DQA	F
NC	DQB	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	V <sub>DDQ</sub>	NC	DQA	G
NC	MCH	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ	Н
DQB	NC	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	V <sub>DDQ</sub>	DQA	NC	J
DQB	NC	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	V <sub>DDQ</sub>	DQA	NC	К
DQB	NC	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	V <sub>DDQ</sub>	DQA	NC	L
DQB	NC	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	V <sub>DDQ</sub>	DQA	NC	М
DQPB	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	NC	NC	NC	$V_{SS}$	V <sub>DDQ</sub>	NC	NC	Ν
NC	NC	A	А	TDI	A1	TDO	А	A	А	NC	Ρ
LBO	NC	A	А	TMS	A0	ТСК	А	А	А	А	R
	NC NC NC NC NC NC DQB DQB DQB DQB DQB	NCANCANCNCNCDQBNCDQBNCDQBNCMCHDQBNCDQBNCDQBNCDQBNCDQBNCDQBNCDQBNCDQBNCDQBNCDQBNCDQPBNC	NCAĒĪNCAE2NCNCVDDQNCDQBVDDQNCDQBVDDQNCDQBVDDQNCDQBVDDQNCDQBVDDQNCNCNCDQBNCVDDQDQBNCVDDQDQBNCVDDQDQBNCVDDQDQBNCVDDQDQBNCVDDQNCNCNDQNCNCNDQ	NCAĒIBBNCAE2NCNCNCVDDQVSSNCDQBVDDQVDDNCDQBVDDQVDDNCDQBVDDQVDDNCDQBVDDQVDDNCDQBVDDQVDDNCNCHNCVDDDQBNCVDDQVDDDQBNCVDDQVDDDQBNCVDDQVDDDQBNCVDDQVDDDQBNCVDDQVDDDQPBNCAA	NCAĒīBBNCNCAE2NCBANCNCVDDQVssVssNCDQBVDDQVDDVssNCDQBVDDQVDDVssNCDQBVDDQVDDVssNCDQBVDDQVDDVssNCDQBVDDQVDDVssNCDQBVDDQVDDVssDQBNCVDDQVDDVssDQBNCVDDQVDDVssDQBNCVDDQVDDVssDQBNCVDDQVDDVssDQBNCVDDQVDDVssDQBNCVDDQNCNcNCNCATDI	NCAEIBBNCEINCAE2NCBACKNCNCVDDQVSSVSSVSSNCDQBVDDQVDDVSSVSSNCDQBVDDQVDDVSSVSSNCDQBVDDQVDDVSSVSSNCDQBVDDQVDDVSSVSSNCDQBVDDQVDDVSSVSSNCMCHNCVDDVSSVSSDQBNCVDDQVDDVSSVSSDQBNCVDDQVDDVSSVSSDQBNCVDDQVDDVSSVSSDQBNCVDDQVDDVSSVSSDQBNCVDDQNCSSVSSDQFBNCVDDQNCNCNCNCNCATDIA1	NCAĒĪBBNCĒJCKENCAE2NCBACKWNCNCVDDQVSSVSSVSSVSSNCDQBVDDQVDDVSSVSSVSSNCDQBVDDQVDDVSSVSSVSSNCDQBVDDQVDDVSSVSSVSSNCDQBVDDQVDDVSSVSSVSSNCDQBVDDQVDDVSSVSSVSSNCMCHNCVDDVSSVSSVSSDQBNCVDDQVDDVSSVSSVSSDQBNCVDDQVDDVSSVSSVSSDQBNCVDDQVDDVSSVSSVSSDQBNCVDDQVDDVSSVSSVSSDQBNCVDDQVDDVSSVSSVSSDQBNCVDDQVDDVSSVSSVSSDQBNCVDDQVDDVSSVSSVSSDQBNCVDDQVDDVSSVSSVSSDQBNCVDDQVDDVSSVSSVSSDQBNCNCNCNCNCNCNCNCATDIA1TDO	NCAEIBBNCE3CKEADVNCAE2NCBACKWGNCNCVDDQVSSVSSVSSVSSVSSNCDQBVDDQVDDVSSVSSVSSVDDNCDQBVDDQVDDVSSVSSVSSVDDNCDQBVDDQVDDVSSVSSVSSVDDNCDQBVDDQVDDVSSVSSVSSVDDNCDQBVDDQVDDVSSVSSVSSVDDNCDQBVDDQVDDVSSVSSVSSVDDNCMCHNCVDDVSSVSSVSSVDDDQBNCVDDQVDDVSSVSSVSSVDDDQBNCVDDQVDDVSSVSSVSSVDDDQBNCVDDQVDDVSSVSSVSSVDDDQBNCVDDQVDDVSSVSSVSSVDDDQBNCVDDQVDDVSSVSSVSSVDDDQBNCVDDQVDDVSSVSSVSSVDDDQBNCVDDQVDDVSSVSSVSSVDDDQBNCVDDQVDDVSSVSSVSSVDDDQBNCVDDQVDDVSSVSSVSSVDDDQBNCVDDQVDSVSS	NCAĒĪBBNCĒЗCKEADVANCAE2NCBĀCKWGANCNCVDQVSSVSSVSSVSSVSSVSSVDQNCDQBVDQVDDVSSVSSVSSVDDVDQNCDQBVDQVDDVSSVSSVSSVDDVDQNCDQBVDQVDDVSSVSSVSSVDDVDQNCDQBVDQVDDVSSVSSVSSVDDVDQNCDQBVDQVDDVSSVSSVSSVDDVDQNCDQBVDQVDDVSSVSSVSSVDDVDQNCMCHNCVDQVDDVSSVSSVSSVDDVDQDQBNCVDQVDDVSSVSSVSSVDDVDQDQBNCVDQVDDVSSVSSVSSVDDVDQDQBNCVDQVDDVSSVSSVSSVDDVDQDQBNCVDQVDDVSSVSSVSSVDDVDQDQBNCVDQVDDVSSVSSVSSVDDVDQDQBNCVDQVDQVSSVSSVSSVDDVDQDQBNCVDQVDQVSSVSSVSSVDDVDQDQBNCVDQVDQVSS<	NCAĒĪBBNCĒЗCKEADVAANCAE2NCBĀCKWGAANCNCVDDQVSSVSSVSSVSSVSSVDDQNCNCDQBVDDQVDDVSSVSSVSSVDDVDDQNCNCDQBVDDQVDDVSSVSSVSSVDDVDDQNCNCDQBVDDQVDDVSSVSSVSSVDDVDDQNCNCDQBVDDQVDDVSSVSSVSSVDDVDDQNCNCDQBVDDQVDDVSSVSSVSSVDDVDDQNCNCDQBVDDQVDDVSSVSSVSSVDDVDDQNCNCMCHNCVDDQVDDVSSVSSVSSVDDVDDQDQADQBNCVDDQVDDVSSVSSVSSVDDVDDQDQADQBNCVDDQVDDVSSVSSVSSVDDVDDQDQADQBNCVDDQVDDVSSVSSVSSVDDVDDQDQADQBNCVDDQVDDVSSVSSVSSVDDVDDQDQADQBNCVDDQVDDVSSVSSVSSVDDVDDQDQADQBNCVDDQVDDVSSVSSVSSVDDVDDQ	NCAĒĪBBNCĒĪCKEADVAAANCAE2NCBĀCKWGAANCNCNCVDDQVSSVSSVSSVSSVSSVDDQNCDQPANCDQBVDDQVSSVSSVSSVSSVDDVDDQNCDQANCDQBVDDQVDDVSSVSSVSSVDDVDDQNCDQANCDQBVDDQVDDVSSVSSVSSVDDVDDQNCDQANCDQBVDDQVDDVSSVSSVSSVDDVDDQNCDQANCDQBVDDQVDDVSSVSSVSSVDDVDDQNCDQANCDQBVDDQVDDVSSVSSVSSVDDVDDQNCDQANCMCHNCVDDVSSVSSVSSVDDVDDQNCZCDQBNCVDDVDDVSSVSSVSSVDDVDDQNCZCDQBNCVDDVDDVSSVSSVSSVDDVDDQDQANCDQBNCVDDVDDVSSVSSVSSVDDVDDQDQANCDQBNCVDDVDDVSSVSSVSSVDDVDDQDQANCDQBNCVDDVDDVSSVSSVSSVDD <t< td=""></t<>

165 Bump BGA—x18 Commom I/O—Top View (Package D)

11 x 15 Bump BGA—13 mm x 15 mm Body—1.0 mm Bump Pitch



		•				•	``	U	,		
1	2	3	4	5	6	7	8	9	10	11	
NC	А	E1	BC	BB	E3	CKE	ADV	А	А	NC	А
NC	A	E2	BD	BA	СК	W	G	A	A	NC	В
NC	NC	V <sub>DDQ</sub>	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DDQ</sub>	NC	NC	С
DQC	DQC	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	V <sub>DDQ</sub>	DQB	DQB	D
DQC	DQC	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	V <sub>DDQ</sub>	DQB	DQB	Е
DQC	DQC	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	V <sub>DDQ</sub>	DQB	DQB	F
DQC	DQC	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	V <sub>DDQ</sub>	DQB	DQB	G
NC	MCH	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ	Н
DQD	DQD	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	V <sub>DDQ</sub>	DQA	DQA	J
DQD	DQD	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	V <sub>DDQ</sub>	DQA	DQA	К
DQD	DQD	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	V <sub>DDQ</sub>	DQA	DQA	L
DQD	DQD	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	V <sub>DDQ</sub>	DQA	DQA	М
NC	NC	V <sub>DDQ</sub>	$V_{SS}$	NC	NC	NC	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	Ν
NC	NC	A	А	TDI	A1	TDO	А	А	А	NC	Ρ
LBO	NC	А	А	TMS	A0	ТСК	А	А	А	А	R
	NC NC DQC DQC DQC DQC DQC DQC DQD DQD DQD DQ	NCANCANCNCDQDDQDDQDDQDDQDDQDDQDDQDDQDNCNCNCNCNC	NCAĒ1NCAE2NCNCVDDQDQCDQCVDDQDQCDQCVDDQDQCDQCVDDQDQCDQCVDDQDQCDQCVDDQDQCDQCVDDQDQCDQCVDDQDQDDQDVDDQDQDDQDVDDQDQDDQDVDDQDQDDQDVDDQDQDNCVDDQNCNCVDDQNCNCA	NCAĒIBCNCAE2BDNCNCVDDQVSSDQCDQCVDDQVDDDQCDQCVDDQVDDDQCDQCVDDQVDDDQCDQCVDDQVDDDQCDQCVDDQVDDDQCDQCVDQVDDDQCDQCVDQVDDDQDDQDVDDQVDDDQDDQDVDDQVDDDQDDQDVDDQVDDDQDDQDVDDQVDDNCNCKSNCNCA	NCAĒ1BCBBNCAE2BDBANCNCVDDQVssVssDQCDQCVDDQVDDVssDQCDQCVDDQVDDVssDQCDQCVDDQVDDVssDQCDQCVDDQVDDVssDQCDQCVDDQVDDVssDQCDQCVDDQVDDVssDQCDQDVDDQVDDVssDQDDQDVDDQVDDVssDQDDQDVDDQVDDVssDQDDQDVDDQVDDVssDQDDQDVDDQVDDVssDQDNCVDDQNCNCNCNCAATDI	NCAEIBCBBE3NCAE2BDBACKNCNCVDDQVSSVSSVSSDQCDQCVDDQVDDVSSVSSDQCDQCVDDQVDDVSSVSSDQCDQCVDDQVDDVSSVSSDQCDQCVDDQVDDVSSVSSDQCDQCVDDQVDDVSSVSSDQCDQCVDDQVDDVSSVSSDQDDQDVDDQVDDVSSVSSDQDDQDVDDQVDDVSSVSSDQDDQDVDDQVDDVSSVSSDQDDQDVDDQVDDVSSVSSDQDDQDVDDQVDDVSSVSSDQDDQDVDDQVDDVSSVSSDQDDQDVDDQVDDSSVSSDQDNCVDDQVDDSSVSSNCNCVDDQVSSNCNCNCNCAATDIA1	NCAEIBCBBE3CKENCAE2BDBACKWNCNCVDDQVSSVSSVSSVSSDQCDQCVDDQVDDVSSVSSVSSDQCDQCVDDQVDDVSSVSSVSSDQCDQCVDDQVDDVSSVSSVSSDQCDQCVDDQVDDVSSVSSVSSDQCDQCVDDQVDDVSSVSSVSSDQCDQCVDDQVDDVSSVSSVSSDQCDQCVDDQVDDVSSVSSVSSDQDDQDVDDQVDDVSSVSSVSSDQDDQDVDDQVDDVSSVSSVSSDQDDQDVDDQVDDVSSVSSVSSDQDDQDVDDQVDDVSSVSSVSSDQDDQDVDDQVDDVSSVSSVSSDQDDQDVDDQVDDVSSVSSVSSDQDDQDVDDQVDDVSSVSSVSSDQDDQDVDDQVDDVSSVSSVSSDQDDQDVDDQVDDVSSVSSVSSDQDNCVDDQVDDVSSVSSVSSNCNCATDUA1TDU	NCAE1BCBBE3CKEADVNCAE2BDBACKWGNCNCVDDQVSSVSSVSSVSSVSSDQCDQCVDDQVDDVSSVSSVSSVDDDQCDQCVDDQVDDVSSVSSVSSVDDDQCDQCVDDQVDDVSSVSSVSSVDDDQCDQCVDDQVDDVSSVSSVSSVDDDQCDQCVDDQVDDVSSVSSVSSVDDDQCDQCVDDQVDDVSSVSSVSSVDDDQCDQCVDDQVDDVSSVSSVSSVDDDQDDQDVDDQVDDVSSVSSVSSVDDDQDDQDVDDQVDDVSSVSSVSSVDDDQDDQDVDDQVDDVSSVSSVSSVDDDQDDQDVDDQVDDVSSVSSVSSVDDDQDDQDVDDQVDDVSSVSSVSSVDDDQDDQDVDDQVDDVSSVSSVSSVDDDQDDQDVDDQVDDVSSVSSVSSVDDDQDDQDVDDVSSVSSVSSVDDVDDDQDDQDVDDVSSVSSVSSVDDVDDDQDDQDVDDVSS<	NCAĒIBCBBE3CKEADVANCAE2BDBACKWGANCNCVDQVSSVSSVSSVSSVSSVSSVSSVDQDQCDQCVDQVDDVSSVSSVSSVDDVDQVDQDQCDQCVDQVDDVSSVSSVSSVDDVDQDQCDQCVDQVDDVSSVSSVSSVDDVDQDQCDQCVDQVDDVSSVSSVSSVDDVDQDQCDQCVDQVDDVSSVSSVSSVDDVDQDQCDQCVDQVDDVSSVSSVSSVDDVDQDQCDQCVDQVDDVSSVSSVSSVDDVDQDQCDQCVDQVDDVSSVSSVSSVDDVDQDQCDQCVDQVDDVSSVSSVSSVDDVDQDQDDQDVDQVDDVSSVSSVSSVDDVDQDQDDQDVDQVDDVSSVSSVSSVDDVDQDQDDQDVDQVDDVSSVSSVSSVDDVDQDQDDQDVDQVDDVSSVSSVSSVDDVDQDQDDQDVDQVDDVSSVSSVSSVDDVDQDQDDQDVDQ </td <td>NCAĒIBCBBE3CKEADVAANCAE2BDBACKWGAANCNCVDDQVSSVSSVSSVSSVSSVDDQNCDQCDQCVDDQVDDQVSSVSSVSSVDDVDDQDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQADQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQADQDDQDVDDQVDDVSSVSSVSSVDDVDDQDQADQDDQDVDDQVDDVSSVSSVSSVDDVDDQDQADQDDQDVDDQVDDVSSVSSVSSVDDVDDQDQADQDDQDVDDQVDDVSSVSSVSSVDD</td> <td>NCAĒĪĒCĒBĒ3CKEADVAANCNCAE2ĒDĒACKWGAANCNCNCVDDQVSSVSSVSSVSSVSSVDDQNCNCDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQBDQCDQDVDDVDDVSSVSSVSSVDDNCNCZZDQDDQDVDDVSSVSSVSSVDDVDDQDQADQADQADQDDQDVDDVDDVSSVSSVSSVDDVDDQDQADQADQDDQDVDDVSSVSSVSSVSSVDDVDDQDQADQADQDDQDVDDVSSVSSVSSVDDVDDQDQADQADQADQDDQDVDDVDDVSSVSSV</td>	NCAĒIBCBBE3CKEADVAANCAE2BDBACKWGAANCNCVDDQVSSVSSVSSVSSVSSVDDQNCDQCDQCVDDQVDDQVSSVSSVSSVDDVDDQDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQADQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQADQDDQDVDDQVDDVSSVSSVSSVDDVDDQDQADQDDQDVDDQVDDVSSVSSVSSVDDVDDQDQADQDDQDVDDQVDDVSSVSSVSSVDDVDDQDQADQDDQDVDDQVDDVSSVSSVSSVDD	NCAĒĪĒCĒBĒ3CKEADVAANCNCAE2ĒDĒACKWGAANCNCNCVDDQVSSVSSVSSVSSVSSVDDQNCNCDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQBDQCDQCVDDQVDDVSSVSSVSSVDDVDDQDQBDQBDQCDQDVDDVDDVSSVSSVSSVDDNCNCZZDQDDQDVDDVSSVSSVSSVDDVDDQDQADQADQADQDDQDVDDVDDVSSVSSVSSVDDVDDQDQADQADQDDQDVDDVSSVSSVSSVSSVDDVDDQDQADQADQDDQDVDDVSSVSSVSSVDDVDDQDQADQADQADQDDQDVDDVDDVSSVSSV

165 Bump BGA—x32 Common I/O—Top View (Package D)

11 x 15 Bump BGA—13 mm x 15 mm Body—1.0 mm Bump Pitch



			•				•		•			
	1	2	3	4	5	6	7	8	9	10	11	
А	NC	А	E1	BC	BB	E3	CKE	ADV	А	А	NC	А
В	NC	A	E2	BD	BA	СК	$\overline{W}$	G	A	А	NC	В
С	DQPC	NC	V <sub>DDQ</sub>	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DDQ</sub>	NC	DQPB	С
D	DQC	DQC	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	V <sub>DDQ</sub>	DQB	DQB	D
Е	DQC	DQC	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	V <sub>DDQ</sub>	DQB	DQB	Е
F	DQC	DQC	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	V <sub>DDQ</sub>	DQB	DQB	F
G	DQC	DQC	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	V <sub>DDQ</sub>	DQB	DQB	G
Н	NC	MCH	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ	н
J	DQD	DQD	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	V <sub>DDQ</sub>	DQA	DQA	J
К	DQD	DQD	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	V <sub>DDQ</sub>	DQA	DQA	К
L	DQD	DQD	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	V <sub>DDQ</sub>	DQA	DQA	L
М	DQD	DQD	V <sub>DDQ</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	V <sub>DDQ</sub>	DQA	DQA	М
Ν	DQPD	NC	V <sub>DDQ</sub>	$V_{SS}$	NC	NC	NC	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQPA	Ν
Ρ	NC	NC	A	А	TDI	A1	TDO	А	A	А	NC	Ρ
R	LBO	NC	A	А	TMS	A0	ТСК	А	А	А	А	R

165 Bump BGA—x36 Common I/O—Top View (Package D)

11 x 15 Bump BGA—13 mm x 15 mm Body—1.0 mm Bump Pitch




# GS8161FZ18/32/36BD 165-Bump BGA Pin Description

Symbol	Туре	Description
A0, A1		Address field LSBs and Address Counter Preset Inputs
A		Address Inputs
DQA DQB DQC DQD	1/0	Data Input and Output pins
BA, BB, BC, BD		Byte Write Enable for DQA, DQB, DQc, DQD I/Os; active low
NC	—	No Connect
СК		Clock Input Signal; active high
CKE		Clock Input Buffer Enable; active low
W		Write Enable; active low
Ē1		Chip Enable; active low
Ē3		Chip Enable; active low
E2		Chip Enable; active high
G		Output Enable; active low
ADV		Burst address counter advance enable; active high
ZZ		Sleep mode control; active high
LBO	1	Linear Burst Order mode; active low
TMS	1	Scan Test Mode Select
TDI	I	Scan Test Data In
TDO	0	Scan Test Data Out
TCK	1	Scan Test Clock
МСН	_	Must Connect High
V <sub>DD</sub>	1	Core power supply
V <sub>SS</sub>		I/O and Core Ground
V <sub>DDQ</sub>		Output driver power supply









# **Functional Details**

### Clocking

Deassertion of the Clock Enable ( $\overline{\text{CKE}}$ ) input blocks the Clock input from reaching the RAM's internal circuits. It may be used to suspend RAM operations. Failure to observe Clock Enable set-up or hold requirements will result in erratic operation.

### Flow Through Mode Read and Write Operations

Flow Through NBT SRAMs are equipped with rising-edge-triggered input registers that capture data-in, address, and control input signals, but do not have a data output register like the one found on pipelined NBT SRAMs. Once a read command and an associated read address is clocked into the RAM, the read operation proceeds and, if the Output Enable pin is driven active low, culminates with the read data appearing on the RAM output pins, even if no additional clocks are sent to the RAM.

A write operation in a Flow Through NBT SRAM begins when a write command and write address are clocked into the RAM. Next, data-in for that write address must be applied to the input pins and held for capture by the very next rising edge of clock. A write protocol like the one used on Flow Through NBT SRAMs—the capture of the write address and write command on one clock and the capture of the write data-in on the next clock—is often described as a Late Write protocol.

It is the combination of the Flow Through read protocol and the Late Write write protocol that allows the Flow Through NBT SRAM to achieve seamless back-to-back, read-write-read transitions on a bi-directional data bus without requiring the user to insert dead cycles to prevent bus contention during the transition from read to write or write to read.



# Synchronous Truth Table

Operation	Туре	Address	СК	CKE	ADV	W	Bx	Ē1	E2	E3	G	ZZ	DQ	Notes
Read Cycle, Begin Burst	R	External	L-H	L	L	Н	Х	L	Н	L	L	L	Q	
Read Cycle, Continue Burst	В	Next	L-H	L	Н	Х	Х	Х	Х	Х	L	L	Q	1,10
NOP/Read, Begin Burst	R	External	L-H	L	L	Н	Х	L	Н	L	Н	L	High-Z	2
Dummy Read, Continue Burst	В	Next	L-H	L	Н	Х	Х	Х	Х	Х	Н	L	High-Z	1,2,10
Write Cycle, Begin Burst	W	External	L-H	L	L	L	L	L	Н	L	Х	L	D	3
Write Cycle, Continue Burst	В	Next	L-H	L	Н	Х	L	Х	Х	Х	Х	L	D	1,3,10
Write Abort, Continue Burst	В	Next	L-H	L	Н	Х	Н	Х	Х	Х	Х	L	High-Z	1,2,3,10
Deselect Cycle, Power Down	D	None	L-H	L	L	Х	Х	Н	Х	Х	Х	L	High-Z	
Deselect Cycle, Power Down	D	None	L-H	L	L	Х	Х	Х	Х	Н	Х	L	High-Z	
Deselect Cycle, Power Down	D	None	L-H	L	L	Х	Х	Х	L	Х	Х	L	High-Z	
Deselect Cycle	D	None	L-H	L	L	L	Н	L	Н	L	Х	L	High-Z	1
Deselect Cycle, Continue	D	None	L-H	L	Н	Х	Х	Х	Х	Х	Х	L	High-Z	1
Sleep Mode		None	Х	Х	Х	Х	Х	Х	Х	Х	Х	Н	High-Z	
Clock Edge Ignore, Stall		Current	L-H	Н	Х	Х	Х	Х	Х	Х	Х	L	-	4

### Notes:

1. Continue Burst cycles, whether read or write, use the same control inputs. A Deselect continue cycle can only be entered into if a Deselect cycle is executed first.

2. Dummy Read and Write abort can be considered NOPs because the SRAM performs no operation. A Write abort occurs when the W pin is sampled low but no Byte Write pins are active so no write operation is performed.


3. G can be wired low to minimize the number of control signals provided to the SRAM. Output drivers will automatically turn off during write cycles.

4. If CKE High occurs during a pipelined read cycle, the DQ bus will remain active (Low Z). If CKE High occurs during a write cycle, the bus will remain in High Z.

- 5. X = Don't Care; H = Logic High; L = Logic Low; Bx = High = All Byte Write signals are high; Bx = Low = One or more Byte/Write signals are Low
- 6. All inputs, except  $\overline{G}$  and ZZ must meet setup and hold times of rising clock edge.
- 7. Wait states can be inserted by setting  $\overline{CKE}$  high.
- 8. This device contains circuitry that ensures all outputs are in High Z during power-up.
- 9. A 2-bit burst counter is incorporated.
- 10. The address counter is incriminated for all Burst continue cycles.



# Flow Through Mode Data I/O State Diagram



Current State and Next State Definition for: Pipeline and Flow through Read Write Control State Diagram



### **Burst Cycles**

Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into Load mode.

#### Burst Order

The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been accessed. The burst sequence is determined by the state of the Linear Burst Order pin ( $\overline{LBO}$ ). When this pin is low, a linear burst sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables below for details.

### **Mode Pin Functions**

Mode Name	Pin Name	State	Function
Burst Order Control	LBO	L	Linear Burst
Buist Order Control	LBO	Н	Interleaved Burst
Device Device Control	77	L or NC	Active
Power Down Control	ZZ	Н	Standby, I <sub>DD</sub> = I <sub>SB</sub>

#### Note:

There is a pull-down device on the ZZ pin, so this input pin can be unconnected and the chip will operate in the default states as specified in the above table.

#### **Burst Counter Sequences**

### **Linear Burst Sequence**

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

#### Note:

The burst counter wraps to initial state on the 5th clock.

### **Interleaved Burst Sequence**

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

Note:

The burst counter wraps to initial state on the 5th clock.

BPR 1999.05.18




#### Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by it's internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after ZZ recovery time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to  $I_{SB}2$ . The duration of Sleep mode is dictated by the length of time the ZZ is in a high state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high,  $I_{SB}2$  is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a Deselect or Read commands may be applied while the SRAM is recovering from Sleep mode.

### Sleep Mode Timing Diagram





# **Absolute Maximum Ratings**

(All voltages reference to  $V_{SS}$ )

Symbol	Description	Value	Unit
V <sub>DD</sub>	Voltage on V <sub>DD</sub> Pins	-0.5 to 4.6	V
V <sub>DDQ</sub>	Voltage in V <sub>DDQ</sub> Pins	-0.5 to V <sub>DD</sub>	V
V <sub>I/O</sub>	Voltage on I/O Pins	-0.5 to $V_{DDQ}$ +0.5 ( $\leq$ 4.6 V max.)	V
V <sub>IN</sub>	Voltage on Other Input Pins	-0.5 to V <sub>DD</sub> +0.5 ( $\leq$ 4.6 V max.)	V
I <sub>IN</sub>	Input Current on Any Pin	+/20	mA
I <sub>OUT</sub>	Output Current on Any I/O Pin	+/20	mA
P <sub>D</sub>	Package Power Dissipation	1.5	W
T <sub>STG</sub>	Storage Temperature	-55 to 125	О°
T <sub>BIAS</sub>	Temperature Under Bias	-55 to 125	٥٥

#### Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.

### **Power Supply Voltage Ranges**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
3.3 V Supply Voltage	V <sub>DD3</sub>	3.0	3.3	3.6	V	
2.5 V Supply Voltage	V <sub>DD2</sub>	2.3	2.5	2.7	V	
3.3 V V <sub>DDQ</sub> I/O Supply Voltage	V <sub>DDQ3</sub>	3.0	3.3	V <sub>DD</sub>	V	
2.5 V V <sub>DDQ</sub> I/O Supply Voltage	V <sub>DDQ2</sub>	2.3	2.5	V <sub>DD</sub>	V	

Notes:

1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

2. Input Under/overshoot voltage must be -2 V > Vi < V<sub>DDn</sub>+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.



# V<sub>DDQ3</sub> Range Logic Levels

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub> Input High Voltage	V <sub>IH</sub>	2.0		V <sub>DD</sub> + 0.3	V	1
V <sub>DD</sub> Input Low Voltage	V <sub>IL</sub>	-0.3	—	0.8	V	1
V <sub>DDQ</sub> I/O Input High Voltage	V <sub>IHQ</sub>	2.0	—	V <sub>DD</sub> + 0.3	V	1,3
V <sub>DDQ</sub> I/O Input Low Voltage	V <sub>ILQ</sub>	-0.3	—	0.8	V	1,3

Notes:

1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

2. Input Under/overshoot voltage must be -2 V > Vi < V<sub>DDn</sub>+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.

3. V<sub>IHQ</sub> (max) is voltage on V<sub>DDQ</sub> pins plus 0.3 V.

# V<sub>DDQ2</sub> Range Logic Levels

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub> Input High Voltage	V <sub>IH</sub>	0.6*V <sub>DD</sub>		V <sub>DD</sub> + 0.3	V	1
V <sub>DD</sub> Input Low Voltage	V <sub>IL</sub>	-0.3	—	0.3*V <sub>DD</sub>	V	1
V <sub>DDQ</sub> I/O Input High Voltage	V <sub>IHQ</sub>	0.6*V <sub>DD</sub>	—	V <sub>DD</sub> + 0.3	V	1,3
V <sub>DDQ</sub> I/O Input Low Voltage	V <sub>ILQ</sub>	-0.3		0.3*V <sub>DD</sub>	V	1,3

Notes:

1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

2. Input Under/overshoot voltage must be  $-2 V > Vi < V_{DDn} + 2 V$  not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.

3.  $V_{IHQ}$  (max) is voltage on  $V_{DDQ}$  pins plus 0.3 V.

### **Recommended Operating Temperatures**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Ambient Temperature (Commercial Range Versions)	Τ <sub>Α</sub>	0	25	70	٥C	2
Ambient Temperature (Industrial Range Versions)	Τ <sub>Α</sub>	-40	25	85	٥C	2


Notes:

1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.


2. Input Under/overshoot voltage must be  $-2 V > Vi < V_{DDn}+2 V$  not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.



**Undershoot Measurement and Timing** 



# **Overshoot Measurement and Timing**



# Capacitance

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 2.5 \text{ V})$ 

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V	4	5	pF
Input/Output Capacitance	C <sub>I/O</sub>	V <sub>OUT</sub> = 0 V	6	7	pF

### Note:

These parameters are sample tested.

# **AC Test Conditions**


Parameter	Conditions
Input high level	V <sub>DD</sub> – 0.2 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	V <sub>DD</sub> /2
Output reference level	V <sub>DDQ</sub> /2
Output load	Fig. 1

### Notes:

1. Include scope and jig capacitance.

2. Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted.

3. Device is deselected as defined by the Truth Table.





# **DC Electrical Characteristics**

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	Ι <sub>ΙL</sub>	V <sub>IN</sub> = 0 to V <sub>DD</sub>	—1 uA	1 uA
ZZ Input Current	I <sub>IN1</sub>	$\label{eq:VDD} \begin{split} V_{DD} &\geq V_{IN} \geq V_{IH} \\ 0 \ V \leq V_{IN} \leq V_{IH} \end{split}$	—1 uA —1 uA	1 uA 100 uA
Output Leakage Current	I <sub>OL</sub>	Output Disable, V <sub>OUT</sub> = 0 to V <sub>DD</sub>	—1 uA	1 uA
Output High Voltage	V <sub>OH2</sub>	I <sub>OH</sub> = —8 mA, V <sub>DDQ</sub> = 2.375 V	1.7 V	_
Output High Voltage	V <sub>OH3</sub>	I <sub>OH</sub> =8 mA, V <sub>DDQ</sub> = 3.135 V	2.4 V	—
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	—	0.4 V



# **Operating Currents**

					-5	.5	-6	.5	-7		
Parameter	Test Conditions		Mode	Symbol	0 to 70°C	–40 to 85°C	0 to 70°C	40 to 85°C	0 to 70°C	–40 to 85°C	Unit
Operating	Device Selected; All other inputs	(x32/ x36)	Flow Through	I <sub>DD</sub> I <sub>DDQ</sub>	235 20	245 20	205 15	215 15	190 15	200 15	mA
Current	≥V <sub>IH</sub> or ≤ V <sub>IL</sub> Output open	(x18)	Flow Through	I <sub>DD</sub> I <sub>DDQ</sub>	215 10	225 10	190 10	200 10	175 10	185 10	mA
Standby Current	$ZZ \geq V_{DD} - 0.2 \ V$	_	Flow Through	I <sub>SB</sub>	40	50	40	50	40	50	mA
Deselect Current	$\begin{array}{l} \text{Device Deselected;} \\ \text{All other inputs} \\ \geq V_{IH} \text{ or } \leq V_{IL} \end{array}$	_	Flow Through	I <sub>DD</sub>	60	65	50	55	50	55	mA

### Notes:

1.  $I_{DD}$  and  $I_{DDQ}$  apply to any combination of  $V_{DD3}$ ,  $V_{DD2}$ ,  $V_{DDQ3}$ , and  $V_{DDQ2}$  operation.

2. All parameters listed are worst case scenario.

# AC Electrical Characteristics


	Parameter	Symbol	-5.	5	-6.	5	-7	.5	Unit
	Falalletei	Symbol	Min	Max	Min	Max	Min	Мах	Onit
	Clock Cycle Time	tKC	5.5	-	6.5	—	7.5	—	ns
	Clock to Output Valid	tKQ	—	5.5	_	6.5	_	7.5	ns
Flow Theory	Clock to Output Invalid	tKQX	2.0	—	2.0	—	2.0	—	ns
Flow Through	Clock to Output in Low-Z	tLZ <sup>1</sup>	2.0	—	2.0	_	2.0	—	ns
	Setup time	tS	1.5	_	1.5	_	1.5	_	ns
	Hold time	tH	0.5	—	0.5	—	0.5	—	ns
	Clock HIGH Time	tKH	1.3	—	1.3	_	1.5	—	ns
	Clock LOW Time	tKL	1.5	—	1.5	—	1.7	—	ns
	Clock to Output in High-Z	tHZ <sup>1</sup>	1.5	2.5	1.5	3.0	1.5	3.0	ns
	G to Output Valid	tOE	-	2.5	—	3.0	—	3.8	ns
	G to output in Low-Z	tOLZ <sup>1</sup>	0	_	0	—	0	_	ns
	G to output in High-Z	tOHZ <sup>1</sup>	_	2.5	—	3.0		3.8	ns
	ZZ setup time	tZZS <sup>2</sup>	5	_	5	—	5	—	ns
	ZZ hold time	tZZH <sup>2</sup>	1	_	1	—	1	—	ns
	ZZ recovery	tZZR	20	_	20	_	20	—	ns

#### Notes:

- 1. These parameters are sampled and are not 100% tested.
- 2. ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.



# Flow Through Mode Timing (NBT)



\*Note:  $\overline{E}$  = High(False) if  $\overline{E1}$  = 1 or E2 = 0 or  $\overline{E3}$  = 1

### **JTAG Port Operation**

#### Overview

The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with  $V_{DD}$ . The JTAG output drivers are powered by  $V_{DDO}$ .

#### **Disabling the JTAG Port**

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either  $V_{DD}$  or  $V_{SS}$ . TDO should be left unconnected.



# **JTAG Pin Descriptions**

Pin	Pin Name	I/O	Description
TCK	Test Clock	In	Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select	In	The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	In	The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level.
TDO	Test Data Out	Out	Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

Note:

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automaticly at power-up.

### **JTAG Port Registers**

#### Overview

The various JTAG registers, refered to as Test Access Port orTAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

#### Instruction Register

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.

### **Bypass Register**


The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG Port to another device in the scan chain with as little delay as possible.

### **Boundary Scan Register**

The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.



# JTAG TAP Block Diagram



\* For the value of M, see the BSDL file, which is available at by contacting us at apps@gsitechnology.com.

#### Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

### **ID Register Contents**

										Not	Used	ł												SI 1 ED II	EC		ndo					Presence Register
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	1	1	0	1	1	0	0	1	1




### **Tap Controller Instruction Set**

#### Overview

There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load address, data or control signals into the RAM or to preload the I/O buffers.

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.



JTAG Tap Controller State Diagram

#### Instruction Descriptions

#### **BYPASS**

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.



#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins.

#### EXTEST

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all logic 0s. The EXTEST command does not block or override the RAM's input pins; therefore, the RAM's internal state is still determined by its input pins.

Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command. Then the EXTEST command is used to output the Boundary Scan Register's contents, in parallel, on the RAM's data output drivers on the falling edge of TCK when the controller is in the Update-IR state.

Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is selected, the sate of all the RAM's input and I/O pins, as well as the default values at Scan Register locations not associated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR state, the RAM's output pins drive out the value of the Boundary Scan Register location with which each output pin is associated.

#### IDCODE

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

#### SAMPLE-Z

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.

#### RFU

These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.



# JTAG TAP Instruction Set Summary

Instruction	Code	Description	Notes
EXTEST	000	Places the Boundary Scan Register between TDI and TDO.	1
IDCODE	001	Preloads ID Register and places it between TDI and TDO.	1, 2
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z.	1
RFU	011	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
SAMPLE/ PRELOAD	100	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.	1
GSI	101	GSI private instruction.	1
RFU	110	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
BYPASS	111	Places Bypass Register between TDI and TDO.	1

#### Notes:

1. Instruction codes expressed in binary, MSB on left, LSB on right.

2. Default instruction automatically loaded at power-up and in test-logic-reset state.



JTAG Port Recommended Operating Conditions and DC Characteristics (2.5/3.3 V Ve	rsion)
---	--------

Parameter	Symbol	Min.	Max.	Unit	Notes
2.5 V Test Port Input High Voltage	V <sub>IHJ2</sub>	0.6 * V <sub>DD2</sub>	V <sub>DD2</sub> +0.3	V	1
2.5 V Test Port Input High Voltage	V <sub>IHJ2</sub>	0.6 * V <sub>DD2</sub>	V <sub>DD2</sub> +0.3	V	1
3.3 V Test Port Input High Voltage	V <sub>IHJ3</sub>	2.0	V <sub>DD3</sub> +0.3	V	1
3.3 V Test Port Input Low Voltage	V <sub>ILJ3</sub>	-0.3	0.8	V	1
TMS, TCK and TDI Input Leakage Current	I <sub>INHJ</sub>	-300	1	uA	2
TMS, TCK and TDI Input Leakage Current	I <sub>INLJ</sub>	-1	100	uA	3
TDO Output Leakage Current	I <sub>OLJ</sub>	-1	1	uA	4
Test Port Output High Voltage	V <sub>OHJ</sub>	1.7	_	V	5, 6
Test Port Output Low Voltage	V <sub>OLJ</sub>	—	0.4	V	5, 7
Test Port Output CMOS High	V <sub>OHJC</sub>	V <sub>DDQ</sub> – 100 mV	_	V	5, 8
Test Port Output CMOS Low	V <sub>OLJC</sub>	—	100 mV	V	5, 9

#### Notes:

1. Input Under/overshoot voltage must be -2 V < Vi < V<sub>DDn</sub> +2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tTKC.


- 2.  $V_{ILJ} \le V_{IN} \le V_{DDn}$
- $3. \quad 0 \ V \leq V_{IN} \leq V_{ILJn}$
- 4. Output Disable,  $V_{OUT} = 0$  to  $V_{DDn}$
- 5. The TDO output driver is served by the  $V_{\mbox{\scriptsize DDQ}}$  supply.
- 6. I<sub>OHJ</sub> = --4 mA
- 7. I<sub>OLJ</sub> = + 4 mA
- 8. I<sub>OHJC</sub> = -100 uA
- 9. I<sub>OLJC</sub> = +100 uA

# **JTAG Port AC Test Conditions**

Parameter	Conditions		
Input high level	V <sub>DD</sub> – 0.2 V		
Input low level	0.2 V		
Input slew rate	1 V/ns		
Input reference level	V <sub>DDQ</sub> /2		
Output reference level	V <sub>DDQ</sub> /2		

#### Notes:


- 1. Include scope and jig capacitance.
- 2. Test conditions as shown unless otherwise noted.



\* Distributed Test Jig Capacitance



# JTAG Port Timing Diagram




# JTAG Port AC Electrical Characteristics


Parameter	Symbol	Min	Мах	Unit
TCK Cycle Time	tTKC	50	_	ns
TCK Low to TDO Valid	tTKQ		20	ns
TCK High Pulse Width	tTKH	20	_	ns
TCK Low Pulse Width	tTKL	20	_	ns
TDI & TMS Set Up Time	tTS	10	_	ns
TDI & TMS Hold Time	tTH	10	—	ns

### **Boundary Scan (BSDL Files)**

For information regarding the Boundary Scan Chain, or to obtain BSDL files for this part, please contact our Applications Engineering Department at: <a href="mailto:apps@gsitechnology.com">apps@gsitechnology.com</a>.









# Ordering Information for GSI Synchronous Burst RAMs

Org	Part Number <sup>1</sup>	Туре	Package	Speed <sup>2</sup> (ns)	T <sub>A</sub> <sup>3</sup>	Status <sup>4</sup>
1M x 18	GS8161FZ18BD-5.5	Flow Through	165 BGA	5.5	С	MP
1M x 18	GS8161FZ18BD-6.5	Flow Through	165 BGA	6.5	С	MP
1M x 18	GS8161FZ18BD-7.5	Flow Through	165 BGA	7.5	С	MP
512K x 32	GS8161FZ32BD-5.5	Flow Through	165 BGA	5.5	С	MP
512K x 32	GS8161FZ32BD-6.5	Flow Through	165 BGA	6.5	С	MP
512K x 32	GS8161FZ32BD-7.5	Flow Through	165 BGA	7.5	С	MP
512K x 36	GS8161FZ36BD-5.5	Flow Through	165 BGA	5.5	С	MP
512K x 36	GS8161FZ36BD-6.5	Flow Through	165 BGA	6.5	С	MP
512K x 36	GS8161FZ36BD-7.5	Flow Through	165 BGA	7.5	С	MP
1M x 18	GS8161FZ18BD-5.5I	Flow Through	165 BGA	5.5	I	MP
1M x 18	GS8161FZ18BD-6.5I	Flow Through	165 BGA	6.5	I	MP
1M x 18	GS8161FZ18BD-7.5I	Flow Through	165 BGA	7.5	I	MP
512K x 32	GS8161FZ32BD-5.5I	Flow Through	165 BGA	5.5	I	MP
512K x 32	GS8161FZ32BD-6.5I	Flow Through	165 BGA	6.5	I	MP
512K x 32	GS8161FZ32BD-7.5I	Flow Through	165 BGA	7.5	I	MP
512K x 36	GS8161FZ36BD-5.5I	Flow Through	165 BGA	5.5	I	MP
512K x 36	GS8161FZ36BD-6.5I	Flow Through	165 BGA	6.5	I	MP
512K x 36	GS8161FZ36BD-7.5I	Flow Through	165 BGA	7.5	I	MP
1M x 18	GS8161FZ18BGD-5.5	Flow Through	RoHS-compliant 165 BGA	5.5	С	PQ
1M x 18	GS8161FZ18BGD-6.5	Flow Through	RoHS-compliant 165 BGA	6.5	С	PQ
1M x 18	GS8161FZ18BGD-7.5	Flow Through	RoHS-compliant 165 BGA	7.5	С	PQ
512K x 32	GS8161FZ32BGD-5.5	Flow Through	RoHS-compliant 165 BGA	5.5	С	PQ
512K x 32	GS8161FZ32BGD-6.5	Flow Through	RoHS-compliant 165 BGA	6.5	С	PQ
512K x 32	GS8161FZ32BGD-7.5	Flow Through	RoHS-compliant 165 BGA	7.5	С	PQ
512K x 36	GS8161FZ36BGD-5.5	Flow Through	RoHS-compliant 165 BGA	5.5	С	PQ
512K x 36	GS8161FZ36BGD-6.5	Flow Through	RoHS-compliant 165 BGA	6.5	С	PQ
512K x 36	GS8161FZ36BGD-7.5	Flow Through	RoHS-compliant 165 BGA	7.5	С	PQ
1M x 18	GS8161FZ18BGD-5.5I	Flow Through	RoHS-compliant 165 BGA	5.5	I	PQ
1M x 18	GS8161FZ18BGD-6.5I	Flow Through	RoHS-compliant 165 BGA	6.5		PQ

### Notes:

1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number.

2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.

- 3. T<sub>A</sub> = C = Commercial Temperature Range. T<sub>A</sub> = I = Industrial Temperature Range.
- 4. MP = Mass Production. PQ = Pre-Qualification.
- 5. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (<u>www.gsitechnology.com</u>) for a complete listing of current offerings.

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.



# Ordering Information for GSI Synchronous Burst RAMs (Continued)

Org	Part Number <sup>1</sup>	Туре	Package	Speed <sup>2</sup> (ns)	⊤ <sub>A</sub> 3	Status <sup>4</sup>
1M x 18	GS8161FZ18BGD-7.5I	Flow Through	RoHS-compliant 165 BGA	7.5	I	PQ
512K x 32	GS8161FZ32BGD-5.5I	Flow Through	RoHS-compliant 165 BGA	5.5	I	PQ
512K x 32	GS8161FZ32BGD-6.5I	Flow Through	RoHS-compliant 165 BGA	6.5	I	PQ
512K x 32	GS8161FZ32BGD-7.5I	Flow Through	RoHS-compliant 165 BGA	7.5	I	PQ
512K x 36	GS8161FZ36BGD-5.5I	Flow Through	RoHS-compliant 165 BGA	5.5	I	PQ
512K x 36	GS8161FZ36BGD-6.5I	Flow Through	RoHS-compliant 165 BGA	6.5	Ι	PQ
512K x 36	GS8161FZ36BGD-7.5I	Flow Through	RoHS-compliant 165 BGA	7.5	I	PQ

#### Notes:

1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number.

2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.

3. T<sub>A</sub> = C = Commercial Temperature Range. T<sub>A</sub> = I = Industrial Temperature Range.

4. MP = Mass Production. PQ = Pre-Qualification.

5. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (<u>www.gsitechnology.com</u>) for a complete listing of current offerings.



# 18Mb Sync SRAM Data Sheet Revision History

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page;Revisions;Reason
8161FZxxB_r1		Creation of new datasheet