Semicustom

CMOS

Standard Cell

CS101 Series

■ DESCRIPTION

CS101 series, a 90 nm standard cell product, is a CMOS ASIC that satisfies user's demands for lower power consumption and higher speed. The leakage current of the transistors is the minimum level in the industry. Three types of core transistors with a different threshold voltage can be mixed according to user application.

The design rules match industry standards, and a wide range of IP macros are available for use.

As well as providing a maximum of 91 million gates, approximately twice the level of integration achieved in previous products, the power consumption per gate is also reduced by about half to 2.7 nW. Also, using the high-speed library increases the speed by a factor of approximately 1.3, with a gate delay time of 12 ps.

■ FEATURES

Technology : 90 nm Si gate CMOS

6- to 10-metal layers.

Low-K (low permittivity) material is used for all dielectric inter-layers.

Three different types of core transistors (low leak, standard, and high speed)

can be used on the same chip.

The design rules comply with industry standard processes.

• Power supply voltage : + 0.9 V to + 1.3 V (A wide range is supported.)

Operation junction temperature : - 40 °C to + 125 °C (standard)
 Gate delay time : tpd = 12 ps (1.2 V, Inverter, F/O = 1)

• Gate power consumption : 2.7 nW/gate (1.2 V, 2 NAND, F/O = 1, operating rate 0.5) ,

1.8 nW/gate (1.0 V, 2 NAND, F/O = 1, operating rate 0.5)

High level of integration : Up to 91 million gates

Reduced chip sized realized by I/O with pad.

 Two types of library sets are supported. (Performance focused (1.2 V), Low power consumption supported (0.9 V to 1.3 V))

- Low power consumption design (multi-power supply design and power gating) is supported.
- Compliance with industry standard design rules enables non-Fujitsu Microelectronics commercial macros to be easily incorporated.
- Compiled cell (RAM, ROM, others)
- Support for ultra high speed (up to 10 Gbps) interface macros.

(Continued)



(Continued)

- Special interfaces (LVDS, SSTL2, others)
- Supports use of industry standard libraries (.LIB).
- Uses industry standard tools and supports the optimum tools for the application.
- Short-term development using a physical prototyping tool
- One pass design using a physical synthesis tool
- Hierarchical design environment for supporting large-scale circuits
- Support for Signal Integrity, EMI noise reduction
- · Support for static timing sign-off
- Optimum package range: FBGA, FC-BGA, PBGA, TEBGA

Note: Items under development are included.

■ MACRO LIBRARIES (including those in preparation)

1. Logic cells (about 400 types)

Unit cell having three different types of core transistors with a different threshold value are provided.

Adder
AND
AND-OR
Buffer
Clock Buffer
Decoder
Delay Buffer
ENOR
Latch
NAND
NOR
OR

• OR-AND Inverter • SCAN Flip flop

• Non-SCAN Flip Flop • Selector

Others

2. IP macros

Compliance with the design rules recommended by the industry standard STARC (Semiconductor Technology Academic Research Center) recommendations which means a wide range of commercially available IP macros can be used.

CPU/DSP	ARM core (ARM7TDMI-S/ARM946E-S/ARM1176JZF-S), FR71E core, Peripherals IP
Mixed signal macro	ADC, DAC, OPAMP, others
Compiled macro	RAM (1-port, 2-port), ROM, product sum calculator, others
PLL	Analog PLL

3. Special I/O interface macro

Interface macro (PHY)	LVDS, SSTL2, SSTL18, PCI, I ² C
Interface macro (Controller)	USB2.0 Device/host, Serial ATA, PCI-Express, DDR2, HDMI, others

■ COMPILED CELL

Compiled cells are macro cells which are automatically generated with the bit/word configuration specified. The CS101 series has the following types of compiled cells. (Note that each macro is different in word/bit range depending on the column type.)

1. Clock synchronous single-port RAM (1 address : 1 read/write)

	Column type Memory capacity (bit)		Word range (word)	Bit range (bit)
,	4	16 to 144 K	16 to 1 K	1 to 144
	8	32 to 576 K	32 to 8 K	1 to 72
	16	64 to 576 K	64 to 16 K	1 to 36

2. Clock synchronous dual port RAM (2 address : 2 read/write)

Column type (bit) Memory capacity (bit)		Word range (word)	Bit range (bit)
4	16 to 144 K	8 to 1 K	2 to 144
16	64 to 144 K	32 to 4 K	2 to 36

3. Clock synchronous ROM

Column type Memory capacity (bit)		Word range (word)	Bit range (bit)
16	256 to 4 M	128 to 16 K	2 to 256
64	1 K to 4 M	512 to 64 K	2 to 64

4. Clock synchronous register file (2 address : 1 read, 1 write)

Column type	Memory capacity (bit)	Word range (word)	Bit range (bit)
1	8 to 18 K	4 to 128	2 to 144

5. Clock synchronous register file (4 address : 2 read, 2 write)

Column type Memory capacity (bit)		Word range (word)	Bit range (bit)
1	8 to 18 K	4 to 128	2 to 144

■ LARGE CAPACITY MEMORY

Clock synchronous single-port RAM (1 address : 1 read/write)

Column type	Column type Memory capacity (bit)		Bit range (bit)
16	64 K to 9 M	8 K to 64 K	8 to 144

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Cumbal	Application	Rat	ing	Unit
Parameter	Symbol	Application	Min	Rating Max $+ 1.8$ $+ 2.5$ $+ 3.6$ $+ 4.6$ $V_{DDE} + 0.5 (\le 2.5)$ $V_{DDE} + 0.5 (\le 3.6)$ $V_{DDE} + 0.5 (\le 4.6)$ $V_{DDE} + 0.5 (\le 3.6)$ $V_{DDE} + 0.5 (\le 4.6)$ $+ 125$ $+ 125$ $*4$	Offic
		V _{DDI} (Internal)	- 0.5	+ 1.8	V
Power aupply voltage	V _{DD}	V _{DDE} (External 1.8 V)	- 0.5	+ 2.5	V
Power supply voltage	V DD	V _{DDE} (External 2.5 V)	- 0.5	+ 3.6	V
		V _{DDE} (External 3.3 V)	- 0.5	+ 4.6	V
		1.8 V	- 0.5	$V_{DDE} + 0.5 \ (\le 2.5)$	V
Input voltage *1	Vı	2.5 V	- 0.5	$V_{DDE} + 0.5 \ (\le 3.6)$	V
		3.3 V	- 0.5	$V_{DDE} + 0.5 \ (\le 4.6)$	V
		1.8 V	- 0.5	$\begin{array}{c} +1.8 \\ +2.5 \\ +3.6 \\ +4.6 \\ \hline V_{DDE} +0.5 \ (\leq 2.5) \\ \hline V_{DDE} +0.5 \ (\leq 3.6) \\ \hline V_{DDE} +0.5 \ (\leq 4.6) \\ \hline V_{DDE} +0.5 \ (\leq 2.5) \\ \hline V_{DDE} +0.5 \ (\leq 4.6) \\ \hline V_{DDE} +0.5 \ (\leq 4.6) \\ +125 \\ +125 \\ \end{array}$	V
Output voltage	Vo	2.5 V	- 0.5	$V_{DDE} + 0.5 \ (\le 3.6)$	V
		3.3 V	- 0.5	$V_{DDE} + 0.5 \ (\le 4.6)$	V
Storage temperature	Тѕтс	Plastic package	– 55	+ 125	°C
Operation junction temperature	TJ	_	- 40	+ 125	°C
Power supply pin current *2	ΙD	per Vddi, Vdde Vss pin	_	*4	mA
Output current *3	lo	_	_	*4	mA

^{*1 :} The values vary depending on the type of macros.

Note: Vss = 0 V

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2 :} Maximum power supply current that can steadily flow.

^{*3:} Maximum output current that can steadily flow.

^{*4 :} Contact your Fujitsu Microelectronics representative for details.

■ RECOMMENDED OPERATING CONDITIONS

 \bullet Dual power supply (VdDE = 1.8 V \pm 0.15 V , VdDI = 1.0 V \pm 0.1 V/VdDI = 1.2 V \pm 0.1 V)

(Vss = 0 V)

Paran	Parameter			Value		Unit
Palai	netei	Зупион	Symbol Value Min Typ Max VDDE 1.65 1.8 1.95 V VDDE 0.9 1.0 1.1 V 1.1 1.2 1.3 V VDDE × 0.65 — VDDE+0.3 V VDDE × 0.70 — VDDE + 0.3 V VIL — VDDE × 0.35 V VH VDDE × 0.10 — VDDE × 0.40 V			
		V _{DDE}	1.65	1.8	1.95	V
Power supply voltage		Von	0.9	1.0	1.1	V
		וטט ע	1.1	1.2		v
"H" level input voltage	1.8 V CMOS Normal	V/	$V_{\text{DDE}} \times 0.65$	_	VDDE+0.3	V
i i level lilput voltage	Volume	V				
"L" level input voltage	1.8 V CMOS Normal	V.	-0.3	_	$V_{\text{DDE}} \times 0.35$	V
L level input voltage	1.8 V CMOS Schmitt	V IL	-0.3	_	$V_{\text{DDE}} \times 0.30$	V
Schmitt hysteresis voltage		Vн	$V_{\text{DDE}} \times 0.10$	_	$V_{\text{DDE}} \times 0.40$	V
Operation junction tem	perature	Тл	-40	_	+125	°C

 \bullet Dual power supply (VdDE = 2.5 V \pm 0.2 V , VdDI = 1.0 V \pm 0.1 V/VdDI = 1.2 V \pm 0.1 V)

(Vss = 0 V)

Dayor	Parameter			Value		Unit
Parai	neter	Symbol	Min	Тур	Max	Unit
		V _{DDE}	2.3	2.5	2.7	V
Power supply voltage		V _{DDI}	0.9	1.0	1.1	,,
		V DDI	1.1	1.2	1.1 1.3 VDDE + 0.3 VDDE + 0.3	- V
"H" lovel input veltage	2.5 V CMOS Normal	ViH	1.7	_	V _{DDE} + 0.3	V
"H" level input voltage	2.5 V CMOS Schmitt	VIH	1.7	_	V _{DDE} + 0.3	V
"I " lovel input veltere	2.5 V CMOS Normal	.,	-0.3	_	+ 0.7	V
"L" level input voltage	2.5 V CMOS Schmitt	Vı∟	-0.3	_	+ 0.7	V
Schmitt hysteresis voltage		Vн	0.2	_	1.0	V
Operation junction tem	perature	Тл	-40	_	+125	°C

• Dual power supply (V_{DDE} = $3.3~V \pm 0.3~V$, V_{DDI} = $1.0~V \pm 0.1~V/V_{DDI} = 1.2~V \pm 0.1~V$)

(Vss = 0 V)

Parar	Parameter			Value		
Faiai	netei	Syllibol	Min	Тур	Max	Unit
		V _{DDE}	3.0	3.3	3.6	V
Power supply voltage		Van	0.9	1.0	1.1	V
		V DDI	1.1	1.2		v
"H" level input voltage	3.3 V CMOS Normal	V/	2.0	_	V _{DDE} + 0.3	V
n leveriliput voltage	Volume	V _{DDE} + 0.3	V			
"L" level input voltage	3.3 V CMOS Normal	V.	-0.3	_	+ 0.8	V
L lever input voitage	Voltage 3.3 V CMOS Normal VIH 2.0 — VII 3.3 V CMOS Schmitt VIH 2.1 — VII voltage 3.3 V CMOS Normal VIL — — 3.3 V CMOS Schmitt VIL — —	+ 0.7	V			
Schmitt hysteresis voltage		Vн	0.2	_	1.4	V
Operation junction tem	perature	Тл	-40	_	+125	°C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

• Dual power supply : $V_{DDE} = 1.8 \text{ V}$, $V_{DDI} = 1.0 \text{ V}/V_{DDI} = 1.2 \text{ V}$ ($V_{DDE} = 1.8 \text{ V} \pm 0.15 \text{ V}$, $V_{DDI} = 1.0 \text{ V} \pm 0.1 \text{ V}/V_{DDI} = 1.2 \text{ V} \pm 0.1 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_j = -40 \text{ °C to } +125 \text{ °C}$)

Parameter	Symbol	Conditions	Value			Unit
Parameter	Symbol		Min	Тур	Max	Oill
"H" level output voltage	Vон	1.8 V output, Ιοн = -100 μΑ	V _{DDE} - 0.2	_	VDDE	V
"L" level output voltage	Vol	1.8 V output, lo _L = 100 μA	0	_	0.2	V
Input leakage current*	l.	_	- 10		+ 10	μΑ
Pull-up/Pull-down resistor	R₽	1.8 V V _{IL} = 0 V at pull-up/ V _{IH} = V _{DDE} at pull-down	40	80	155	kΩ

^{*:} The input leakage current may exceed the above value when an input buffer with pull-up or pull-down resistor is used.

• Dual power supply : $V_{DDE} = 2.5 \text{ V}$, $V_{DDI} = 1.0 \text{ V}/V_{DDI} = 1.2 \text{ V}$ ($V_{DDE} = 2.5 \text{ V} \pm 0.2 \text{ V}$, $V_{DDI} = 1.0 \text{ V} \pm 0.1 \text{ V}/V_{DDI} = 1.2 \text{ V} \pm 0.1 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_j = -40 \text{ °C to } +125 \text{ °C}$)

Dovemeter	Cumbal	Conditions	Value			Unit
Parameter	Symbol	Conditions	Min	Тур	Тур Мах	
"H" level output voltage	Vон	2.5 V output, Ιοн = –100 μΑ	V _{DDE} - 0.2	_	V _{DDE}	V
"L" level output voltage	Vol	2.5 V output, lo _L = 100 μA	0	_	0.2	V
Input leakage current*	l _L	_	- 10	_	+ 10	μΑ
Pull-up/Pull-down resistor	R₽	2.5 V V _{IL} = 0 V at pull-up/ V _{IH} = V _{DDE} at pull-down	25	50	85	kΩ

^{*:} The input leakage current may exceed the above value when an input buffer with pull-up or pull-down resistor is used.

Parameter	Symbol	Symbol Conditions -		Value		
Faranteter	Symbol			Тур Мах		Unit
"H" level output voltage	Vон	3.3 V output, $I_{OH} = -100 \mu A$	V _{DDE} - 0.2	_	V _{DDE}	V
"L" level output voltage	Vol	3.3 V output, lo _L = 100 μA	0	_	0.2	V
Input leakage current*	l.	_	-10	_	+ 10	μΑ
Pull-up/Pull-down resistor	R₽	3.3 V V _{IL} = 0 V at pull-up/ V _{IH} = V _{DDE} at pull-down	15	33	70	kΩ

^{*:} The input leakage current may exceed the above value when an input buffer with pull-up or pull-down resistor is used.

■ AC CHARACTERISTICS

Parameter	Symbol	Value			Unit	
Parameter	Symbol	Min	Тур	Max	Onit	
Delay time	tpd *1	typ *2 × tmin *3	typ *2 × ttyp *3	typ *2 × tmax *3	ns	

^{*1 :} Delay time = propagation delay time, enable time, disable time

^{*3 :} Measurement condition

Measurement condition	tmin	ttyp	tmax
$V_{DD} = 1.2 \text{ V} \pm 0.1 \text{ V}, \text{ Vss} = 0 \text{ V}, \text{ Tj} = -40 \text{ °C to } +125 \text{ °C}$	0.62	1.00	1.57

Note: The values are reference values, which vary depending on the cells.

■ I/O PIN CAPACITANCE

Parameter	Symbol	Value	Unit
Input pin	Cin	Max16	pF
Output pin	Соит	Max16	pF
I/O pin	C _{I/O}	Max16	pF

Note: The capacitance values vary depending on the package and pin positions.

■ DESIGN METHODS

Fujitsu Microelectronics's Reference Design Flow provides the following functions that help shorten the development time of large scale and high quality LSIs.

- High reliability design estimation in the early stage of physical design realized by physical prototyping.
- Layout synthesis with optimized timing realized by physical synthesis tools.
- High accuracy design environment considering drop in power supply voltage, signal noise, delay penalty, and crosstalk.
- I/O design environment (power line design, assignment and selection of I/Os, package selection) considering noise.

■ PACKAGES

Packages available for existing series can be used for CS101 series. This allows smooth replacement with previously developed products.


Please contact your Fujitsu Microelectronics agent for details of delivery times.

FBGA package : Max 424 pins
FC-BGA package : Max 2116 pins
PBGA package : Max 420 pins
TEBGA package : Max 900 pins

(Packages under planning are included.)

^{*2: &}quot;typ" is calculated based on the cell specifications.

MEMO		



MEMO			
			,

FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387 http://jp.fujitsu.com/fml/en/

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

http://www.fmk.fujitsu.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD.

151 Lorong Chuan, #05-08 New Tech Park,
Singapore 556741

Tel: +65-6281-0770 Fax: +65-6281-0220

http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm.3102, Bund Center, No.222 Yan An Road(E), Shanghai 200002, China Tel: +86-21-6335-1560 Fax: +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD.

10/F., World Commerce Centre, 11 Canton Road
Tsimshatsui, Kowloon
Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269
http://cn.fujitsu.com/fmc/tw

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.