




3.3V 1:7 CMOS Clock Buffered Driver

500MHz TTL/CMOS Potato Chip


11/22/05

FEATURES:	DESCRIPTION:
 Operating frequency up to 500MHz with 2pf load Operating frequency up to 400MHz with 5pf load Operating frequency up to 230MHz with 15pf load Operating frequency up to 85MHz with 50pf load Operating frequency up to 85MHz with 50pf load Very low output pin to pin skew < 250ps Very low pulse skew < 200ps VCC = 1.65V to 3.6V Propagation delay < 2.3ns max with 15pf load Low input capacitance: 3pf typical 1:7 fanout Available in 16pin 150mil wide QSOP package Available in 16pin 173mil wide TSSOP package 	 Potato Semiconductor's PO49FCT32803G is designed for world top performance using submicron CMOS technology to achieve 500MHz output frequency with less than 250ps output skew. PO49FCT32803G is a 3.3V CMOS 1 input to 7 Output Buffered Driver with integrated series damping resistors on all outputs to match 50 ohm transmission line impedance. Typical applications are clock and signal distribution.

Pin Configuration



Logic Block Diagram



Pin Description

Pin Name	Description
INA	Input
O1 to O7	Outputs

PO49FCT32803





500MHz TTL/CMOS Potato Chip

Maximum Ratings

Description	Max	Unit
Storage Temperature	-65 to 150	°C
Operation Temperature	-40 to 85	°C
Operation Voltage	-0.5 to +4.6	V
Input Voltage	-0.5 to Vcc+0.5	V
Output Voltage	-0.5 to Vcc+0.5	V

Note:

stresses greater than listed under Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability specification is not implied.

DC Electrical Characteristics

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output High voltage	Vcc=3V Vin=VIH or VIL, IOH= -8mA	2.4	3	-	V
Vol	Output Low voltage	Vcc=3V Vin=VIH or VIL, IOH=12mA	-	0.4	0.5	V
VIH	Input High voltage	Guaranteed Logic HIGH Level (Input Pin)	2	-	Vcc	V
VIL	Input Low voltage	Guaranteed Logic LOW Level (Input Pin)	-0.5	-	0.8	V
Іш	Input High current	Vcc = 3.6V and $Vin = 3.6V$	-	-	1	uA
Iıl	Input Low current	Vcc = 3.6V and $Vin = 0V$	-	-	-1	uA
Vik	Clamp diode voltage	Vcc = Min. And IIN = -18mA	-	-0.7	-1.2	V
Rs	Series Resistor			22		Ω

Notes:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 3.3V, 25 °C ambient.

3. This parameter is guaranteed but not tested.

4. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

5. VoH = Vcc - 0.6V at rated current





3.3V 1:7 CMOS Clock Buffered Driver

500MHz TTL/CMOS Potato Chip

11/22/05

Power Supply Characteristics

Symbol	Description	Test Conditions (1)	Min	Тур	Max	Unit
Iccq	Quiescent Power Supply Current	Vcc=Max, Vin=Vcc or GND	-	0.1	30	uA

Notes:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 3.3V, $25^{\circ}C$ ambient.
- 3. This parameter is guaranteed but not tested.
- 4. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

Capacitance

Parameters (1)	Description	Test Conditions	Тур	Max	Unit
Cin	Input Capacitance	Vin = 0V	3	4	pF
Cout	Output Capacitance	Vout = 0V	-	6	pF

Notes:

1 This parameter is determined by device characterization but not production tested.

Switching Characteristics

Symbol	Description	Test Conditions (1)	Max	Unit
t PLH	Propagation Delay A to Bn	CL = 15 pF	2.3	ns
t PHL	Propagation Delay A to Bn	CL = 15 pF	2.3	ns
tr/tf	Rise/Fall Time	0.8V - 2.0V	1	ns
tsk(p)	Pulse Skew (Same Package)	CL = 15 pF	0.2	ns
tsk(o)	Output Pin to Pin Skew (Same Package)	CL = 15 pF	0.25	ns
tsk(pp)	Output Skew (Different Package)	CL = 15 pF	0.4	ns
fmax	Input Frequency	CL = 50 pF	85	MHz
fmax	Input Frequency	CL = 15 pF	230	MHz
fmax	Input Frequency	CL = 5pF	400	MHz
fmax	Input Frequency	CL = 2pF	500	MHz

Notes:

1. See test circuits and waveforms.

2. tpLH, tpHL, tsk(p), and tsk(o) are production tested. All other parameters guaranteed but not production tested.

3. Airflow of 1m/s is recommended for frequencies above 133MHz

PO49FCT32803

11/22/05




500MHz TTL/CMOS Potato Chip


Test Waveforms

Potato Semi

www.potatosemi.com



Test Circuit









500MHz TTL/CMOS Potato Chip

11/22/05

Packaging Mechanical Drawing: 16 pin QSOP



Packaging Mechanical Drawing: 16 pin TSSOP





PO49FCT32803

01/05/06

3.3V 1:7 CMOS Clock Buffered Driver

500MHz TTL/CMOS Potato Chip

Ordering Information

Ordering Code	Package Code	Package Description
PO49FCT32803T	Т	Pb-free & Green, 16-pin TSSOP
PO49FCT32803Q	Q	Pb-free & Green, 16-pin QSOP