

RNA52A10MM

Dual CMOS system-RESET IC

REJ03D0858-0500 Rev.5.00 Oct 06, 2008

Description

The RNA52A10MM incorporates two reset circuits, one with and one without a delay function, allowing the generation of separate reset signals for a microprocessor and associated system circuits. The detection voltage of each reset circuit is determined by the value of an external resistor, and the internal reference voltage is 1.0 V. The CMOS process for the RNA52A10MM means that the device draws only 1.1 μ A (typ.). The reset cancellation delay time is set with a high degree of accuracy by the values of a capacitor and resistor connected with the CD pin. The MR (manual reset) input pin is provided for the reset circuit with the delay function, and the reset signal is output in response to a high level on the MR input pin. The MR pin is pulled down by a 2-M Ω internal resistor. Output pins Vo1 and Vo2 are open drain.

Features

• Two CMOS reset circuits, one with and one without the delay function

• Reference voltage: 1.0 V

Reference voltage accuracy: ± 50 mV
 Reference voltage hysteresis: 6% (typ.)
 Low current consumption: 1.1 μA (typ.)
 Delay time set by an external CR circuit


- Manual reset input
- Open-drain output
- MMPAK-8 (8-pin) package
- Operating temperature range: 40 to 85°C
- Ordering Information

Part Name	Package Type	Package Code	Package Abbreviation	Taping Abbreviation (Quantity)
RNA52A10MMEL	MMPAK-8 pin	PLSP0008JC-A	MM	EL (3,000 pcs / Reel)


Application

- Power-supply monitoring and resetting for microprocessors
- Power supply sequence control for microprocessors
- Desktop and laptop PCs
- PC peripheral devices such as printers
- Digital still cameras, digital video cameras, and PDAs
- Battery-driven products
- · Wireless communications systems


Pin Arrangement



Outline and Article Indication



Functional Block Diagram and Typical application Circuit




Notes: 1. Please refer to the following equations to set up reset-threshold voltages for power supplies V_{DD1} and V_{DD2}, and to set up external voltage-dividing resistor pairs R_{S1} and R_{S2}, and R_{S3} and R_{S4}.

- (1) V_{DD1} reset-threshold voltage = $V_{REF} \times (R_{S1}+R_{S2})/R_{S2}$
- (2) V_{DD2} reset-threshold voltage = $V_{REF} \times (R_{S3}+R_{S4})/R_{S4}$


Note that values must be set up within the following range: $R_{S1},\,R_{S2},\,R_{S3},\,R_{S4} \leq 50~\text{k}\Omega$

See the following graph for the relationship between the reference voltage variation and the value selected for R_{S1} , R_{S2} , R_{S3} and R_{S4} .

- 2. For capacitor C1, select a type which has excellent frequency characteristics. For stable operation, place it between the VDD pin and the GND pin and as close as is possible to the chip.
- 3. The value of capacitor C₁ must suit the system environment in terms of the quality of the power supply and so forth.



Timing Diagram



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Supply voltage (VDD)	V_{DD}	6.0	V
Input voltage (Vi1, Vi2, MR, CD)	V _{IN}	−0.3 to V _{DD}	V
Output voltage (Vo1, Vo2)	V _{OUT}	-0.3 to 6.0	V
Output current (Vo1, Vo2)	I _{OUT}	30	mA
Continuous power dissipation (Ta = 25°C, in still air)	P_D	145	mW
Operating temperature	T _{OPR}	-40 to 85	°C
Storage temperature	T _{STG}	-55 to 125	°C

Note: Refer to the relevant characteristic curve on page 6 for continuous power dissipation.

Recommended Operating Conditions

Item	Symbol	Min.	Max.	Unit
Supply voltage (VDD)	V_{DD}	1.4	5.5	V
Input voltage (Vi1, Vi2, MR, CD)	V_{IN}	0	V_{DD}	V
Output voltage (Vo1, Vo2)	V _{OUT}	0	5.5	V
Output current (Vo1, Vo2)	I _{OUT}	0	15	mA
Operating temperature	T_OPR	-40	85	°C

Electrical Characteristics


 $(Ta = 25^{\circ}C, unless otherwise noted)$


Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions	Test Circuit
Supply voltage		V_{DD}	1.4	_	5.5	V		_
Current consump	otion	I _{DD}	_	1.1	19	μΑ	$V_{DD} = 5.5 \text{ V}$ $V_{i1} = V_{i2} = 5.5 \text{ V}$	1
Reference voltag	е	V_{REF}	0.95	1.00	1.05	V	$V_{DD} = 3.3 \text{ V}$	2
Reference voltag coefficient (Reference value	·	$\frac{\Delta V_{REF}}{V_{REF} \cdot \Delta T_a}$	_	±100	_	°C	$T_a = -40 \text{ to } 85^{\circ}\text{C}$	2
Vi1, Vi2 input hysteresis voltag	e	V _{HYS}	28.5 (V _{REF} ×3%)	60 (V _{REF} ×6%)	94.5 (V _{REF} ×9%)	mV	V _{DD} = 3.3 V	2
Vi1, Vi2 input cur	rent	I _{IN}	_	0.6	2.2	μΑ	$V_{DD} = 5.5 \text{ V}$ $V_{i1} = V_{i2} = 5.5 \text{ V}$	3
CD input thresho	ld voltage	V_{DLY}	V _{DD} ×0.43	V _{DD} ×0.63	V _{DD} ×0.83	V	$V_{DD} = 3.3 \text{ V}$ $V_{i1} = V_{i2} = 1.2 \text{ V}$	4
Vo1, Vo2	Vol. Vol.		_	0.05	0.15	٧	$V_{DD} = 1.4V$ $V_{i1} = V_{i2} = 0 V$ $I_{OL} = 0.5 \text{ mA}$	5
low-level output voltage		V _{OL}	_	0.15	0.35	٧	$V_{DD} = 3.3V$ $V_{i1} = V_{i2} = 0 V$ $I_{OL} = 5 \text{ mA}$	6
Vo1, Vo2 output leakage current		I _{LK}	_	_	100	nA	$V_{DD} = V_{O1} = V_{O2} = 5.5 \text{ V}$ $V_{i1} = V_{i2} = 1.2 \text{ V}$	7
Vo2 Delay time Note1	Incomplete discharge of capacity CD	T _{DLY}	1.1	11	17	ms	$V_{DD} = 3.3 \text{ V}$ $V_{i2} = 0 \text{ V} \rightarrow 1.2 \text{ V}$	8
	complete discharge of capacity CD	T _{DLY0}	7	11	17	ms	$C_D = 0.3 \mu\text{F}, R_D = 39 \text{k}\Omega$	8
Vo1 Rise response time		T _{PLH}	_	30	300	μs	$V_{DD} = 3.3 \text{ V}$ $V_{i1} = 0 \text{ V} \rightarrow 1.2 \text{ V}$	9
Vo1, Vo2 fall response time		T_{PHL}	_	30	800	μs	$\begin{aligned} V_{DD} &= 3.3 \text{ V} \\ V_{i1} &= V_{i2} = 1.2 \text{ V} {\to} 0 \text{ V} \\ C_D &= 0.3 \mu\text{F}, R_D = 39 k\Omega \end{aligned}$	10
MR low-level input voltage		V _{IL}	_	_	V _{DD} ×0.2	٧	$V_{DD} = 3.3 \text{ V}$ $V_{i1} = V_{i2} = 1.2 \text{ V}$	11
MR high-level input voltage	V _{DD} < 4.5V	.,	V _{DD} ×0.75	_	_	٧	$V_{DD} = 3.3 \text{ V}$ $V_{i1} = V_{i2} = 1.2 \text{ V}$	11
	V _{DD} ≥ 4.5V	V _{IH}	V _{DD} ×0.5	_	_	٧	$V_{DD} = 5.0 \text{ V}$ $V_{i1} = V_{i2} = 1.2 \text{ V}$	12
MR input pull-down resistance		R _{MR}	0.5	2	_	МΩ	V _{DD} = 5.5 V V _{MR} = 5.5 V	13


Notes: 1. When capacitor C_D is completely discharged and charging starts in the state that C_D pin voltage is 0 V, the minimum value of delay time T_{DLY0} is 7 ms. However, when the discharging time is short and charging starts in the state that the voltage does not completely fall to 0 V, the minimum value of delay time T_{DLY} is 1.1 ms. Then, the minimum value of Low time (reset time) of $\overline{Vo2}$ is 1.1 ms as the delay time T_{DLY} . Refer to Regulations for state of capacitor C_D electrical discharge and delay time on page 10 for details.


- 2. Refer to the characteristic curves on page 6 for temperature dependence of the main characteristics.
- 3. Refer to pages 8 and 9 for the test circuits.


Characteristic curves






















Pin Descriptions

Pin No.	Pin Name	Function
		Manual reset input pin for reset circuit 2 (the circuit with the delay function).
1		The MR signal is active high, so applying a high level to MR sets the Vo2 pin to the low level.
	MR	If Vi2 > V _{REF} when the signal on the MR pin is changed back from the high to the low level, the Vo2 pin is returned
	IVIIX	from the low to the high level after a delay time T _{DLY0} . This can be set as required. The MR pin is pulled down to
		the GND level via an internal 2-M Ω resistor . However, we recommend connection of the pin to the GND line
		when it is not in use.
		Reset signal output pin for reset circuit 1 (the circuit with no delay function). The output is open-drain.
		The recommended value of the pull-up resistor (R_{L1}) is 3 k to 100 k Ω . When the voltage input on pin Vi1 falls to or
2	Vo1	below V _{REF} , the signal output from the Vo1 pin is changed from the high to the low level. Since the characteristic
		includes hysteresis, the signal output from the Vo1 pin changes from the low to the high level when the voltage
		input on pin Vi1 rises to or above V _{REF} +V _{HYS} . Refer to the timing diagram on page 4 for details.
		Reset signal output pin for reset circuit 2 (the circuit with the delay function). The output is open-drain.
		The recommended value for the pull-up resistor (R_{L2}) is 3 k to 100 k Ω . When the voltage input on pin Vi2 falls to
3	Vo2	or below V_{REF} , the signal output from the $\overline{Vo2}$ pin is changed from the high to the low level. Since the input
3	V02	characteristic includes hysteresis, the signal output from the $\overline{\text{Vo2}}$ pin changes from the low to the high level when the voltage input on pin Vi2 rises to or above $V_{\text{REF}}+V_{\text{HYS}}$ and the set delay time T_{DLY0} has elapsed. Refer to the
		timing diagram on page 4 and regulations for state of capacitor C_D electrical discharge and delay time on page 10
		for details.
4	GND	GND pin
		Pin for connection to the resistor (R _D) and capacitor (C _D) for setting of the delay time, T _{DLY0} . Refer to the Block
		Diagram and Typical Application Circuit on page 2 for an example of the connection. The relation by which the
		resistance and capacitance set up the delay time can be expressed as $T_{DLY0} = 0.94 \times C_D \times R_D$. Refer to this
5	CD	formula in determining the values of resistance and capacitance. Resistance R _D must use the one within the
		range of 1 k to 1 M Ω . Ensure that capacitor C_D has a value no greater than 1.3 μF . The dependence of delay
		time T_{DLY0} on the values of external capacitor C_D and external resistor R_D is illustrated on page 10. To avoid errors
		due to noise input via the CD pin, this input includes a Schmitt-trigger inverter.
		Voltage input pin for reset circuit 2 (the circuit with the delay function). When the input voltage falls to or below V_{REF} , the signal output from the $\overline{Vo2}$ pin is changed to the low level. Since the input characteristic includes
		hysteresis, the signal output from the $\overline{\text{Vo2}}$ pin is changed from the low to the high level after the voltage input on
		pin Vi2 has risen to or above $V_{REF}+V_{HYS}$ and delay time T_{DLY} has elapsed. The reset-threshold voltage is derived
6	Vi2	from the power-supply voltage V _{DD2} according to the division ratio set up by resistors R _{S3} and R _{S4} as described
		under the block diagram and typical application circuit on page 3. To avoid shifting of the reset detection voltage
		being shifted by input current via the Vi2 pin, select a value no greater than 25 k Ω for parallel resistors R $_{\rm S3}$ and
		R_{S4} . Refer to the graph on page 3 for details. Besides, to avoid errors due to noise in power-supply voltage V_{DD2} ,
		select a capacitor with superior frequency characteristics and connect it between the Vi2 and GND pins.
		Voltage input pin for reset circuit 1 (the circuit without the delay function). When the input voltage falls to or below
	Vi1	V _{REF} , the signal output from the Vo1 pin is changed to the low level. Since the input characteristic includes
7		hysteresis, the signal output from the $\overline{\text{Vo1}}$ pin is changed from the low to the high level after the voltage input on pin Vi1 has risen to or above $V_{\text{REF}}+V_{\text{HYS}}$. The reset-threshold voltage is derived from the power-supply voltage
		V_{DD1} according to the division ratio set up by resistors R_{S1} and R_{S2} as described under the block diagram and
		typical application circuit on page 3. To avoid shifting of the reset detection voltage being shifted by input current
		via the Vi1 pin, select a value no greater than 25 k Ω for parallel resistors R _{S1} and R _{S2} . Refer to the graph on page
		3 for details. Besides, to avoid errors due to noise in power-supply voltage V _{DD1} , select a capacitor with superior
		frequency characteristics and connect it between the Vi2 and GND pins.
		Power-supply pin for the chip. For stable operation, select a capacitor with superior frequency characteristics
8	VDD	and connect it between the VDD and GND pins and as close to the chip as possible. When selecting the value of
-		the capacitor, consider aspects of the system environment such as the quality of the power supply. Refer to the
		block diagram and typical application circuit on page 3 for details.


Test Circuits




Test Circuits (cont.)




Regulations for state of capacitor C_D electrical discharge and delay time



Relation between Delay Time T_{DLY} and External Component Values C_{D,} R_D



Package Dimensions



Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect to the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan notice. Before purchasing or using any Renesas products listed in this document, in the such procedure in the procedure of the description of the such and the procedure in th



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510