# Dual-Channel, I²C, 7-Bit Sink/Source Current DAC 

## General Description

The DS4432 contains two ${ }^{2} \mathrm{C}$ programmable current DACs that are each capable of sinking and sourcing current up to $200 \mu \mathrm{~A}$. Each DAC output has 127 sink and 127 source settings that are programmed using the ${ }^{2}{ }^{2} \mathrm{C}$ interface. The current DAC outputs power up in a high-impedance state.

Applications
Power-Supply Adjustment
Power-Supply Margining
Adjustable Current Sink or Source

| - Two Current DACs <br> - Full-Scale Current $50 \mu \mathrm{~A}$ to $200 \mu \mathrm{~A}$ <br> - Full-Scale Range for Each DAC Determined by External Resistors <br> - 127 Settings Each for Sink and Source Modes <br> - ${ }^{2} \mathrm{C}$-Compatible Serial Interface <br> - Low Cost <br> - Small Package (8-Pin $\mu$ SOP) <br> - $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Temperature Range <br> - 2.7 V to 5.5 V Operating Range |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| DS4432U + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $8 \mu \mathrm{SOP}$ |
| DS4432U + T\&R | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $8 \mu \mathrm{SOP}$ |

+Denotes a lead(Pb)-free/RoHS-compliant package. $T \& R=$ Tape and reel.

Typical Operating Circuit


For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

## Dual-Channel, I²C, 7-Bit Sink/Source Current DAC

## ABSOLUTE MAXIMUM RATINGS

Voltage Range on $\mathrm{V}_{\mathrm{CC}}$, SDA, and SCL

Relative to Ground.
...............-0.5V to +6.0 V Voltage Range on FSO, FS1, OUT0, OUT1

Relative to Ground $\qquad$ -0.5 V to $\left(\mathrm{V}_{\mathrm{Cc}}+0.5 \mathrm{~V}\right)$
-0.5 V to (VCC + 0.5V)
(Not to exceed 6.0V.)

Operating Temperature Range $\qquad$ .$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Storage Temperature Range Soldering Temperature $\qquad$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ..Refer to the IPC/JEDEC J-STD-020 Specification.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

( $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | (Note 1) | 2.7 | 5.5 | V |  |
| Input Logic 1 (SDA, SCL) | $\mathrm{V}_{\mathrm{IH}}$ |  | $0.7 \times \mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
| Input Logic 0 (SDA, SCL) | $\mathrm{V}_{\mathrm{IL}}$ |  | -0.3 | $0.3 \times \mathrm{V}_{\mathrm{CC}}$ | V |  |
| Full-Scale Resistor Values | $\mathrm{RFSO}_{\mathrm{F}}, \mathrm{R}_{\mathrm{FS} 1}$ | (Note 2) | 40 | 160 | $\mathrm{k} \Omega$ |  |

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. $)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current | ICC | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$ (Note 3) |  |  | 150 | $\mu \mathrm{A}$ |
| Input Leakage (SDA, SCL) | IIL | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Output Leakage (SDA) | IL |  |  |  | 1 | $\mu \mathrm{A}$ |
| Output Current Low (SDA) | IOL | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 3 |  |  | mA |
|  |  | V OL $=0.6 \mathrm{~V}$ | 6 |  |  |  |
| RFS Voltage | VRFS |  | 0.997 |  |  | V |
| I/O Capacitance | $\mathrm{Cl}_{\text {/ }}$ |  |  |  | 10 | pF |

## OUTPUT CURRENT SOURCE CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. $)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage for Sinking Current | VOUT:SINK | (Note 4) | 0.5 |  | 3.5 | V |
| Output Voltage for Sourcing Current | VOUT:SOURCE | (Note 4) | 0 |  | $\begin{aligned} & \text { VCC }- \\ & 0.75 \end{aligned}$ | V |
| Full-Scale Sink Output Current | IOUT:SINK | (Notes 1, 4) | 50 |  | 200 | $\mu \mathrm{A}$ |
| Full-Scale Source Output Current | lout:SOURCE | (Notes 1, 4) | -200 |  | -50 | $\mu \mathrm{A}$ |
| Output Current Full-Scale Accuracy | IOUT:FS | $\begin{aligned} & +25^{\circ} \mathrm{C}, \mathrm{~V}_{\text {CC }}=3.3 \mathrm{~V} \text {; using } 0.1 \% \text { RFS } \\ & \text { resistor, VOUTO }=\text { VOUT1 }=1.2 \mathrm{~V}(\text { Note } 2) \end{aligned}$ |  |  | $\pm 5$ | \% |
| Output Current Temperature Coefficient | IOUT:TC | (Note 5) |  | $\pm 130$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |

## Dual-Channel, I²C, 7-Bit Sink/Source Current DAC

OUTPUT CURRENT SOURCE CHARACTERISTICS (continued)
$\left(\mathrm{VCC}=+2.7 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Current Variation Due to Power-Supply Change |  | DC source, Vout measured at 1.2 V |  | 0.41 |  | \%N |
|  |  | DC sink, Vout measured at 1.2 V |  | 0.41 |  |  |
| Output Current Variation Due to Output-Voltage Change |  | DC source, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ |  | 0.08 |  | \%N |
|  |  | DC sink, VCC $=3.3 \mathrm{~V}$ |  | 0.14 |  |  |
| Output Leakage Current at Zero Current Setting | IzERO |  | -1 |  | +1 | $\mu \mathrm{A}$ |
| Output Current Differential Linearity | DNL | (Notes 6, 7) | -0.5 |  | +0.5 | LSB |
| Output Current Integral Linearity | INL | (Notes 7, 8) | -1 |  | +1 | LSB |

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. $)$

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SCL Clock Frequency | fSCL | (Note 9) | 0 | 400 | kHz |
| Bus Free Time Between STOP and START Conditions | tBUF |  | 1.3 |  | $\mu \mathrm{s}$ |
| Hold Time (Repeated) START Condition | thD:STA |  | 0.6 |  | $\mu \mathrm{s}$ |
| Low Period of SCL | tLow |  | 1.3 |  | $\mu \mathrm{s}$ |
| High Period of SCL | thigh |  | 0.6 |  | $\mu \mathrm{s}$ |
| Data Hold Time | thD:DAT |  | 0 | 0.9 | $\mu \mathrm{s}$ |
| Data Setup Time | tsu:DAT |  | 100 |  | ns |
| START Setup Time | tSU:STA |  | 0.6 |  | $\mu \mathrm{s}$ |
| SDA and SCL Rise Time | tR | (Note 10) | $20+0.1 C_{B}$ | 300 | ns |
| SDA and SCL Fall Time | $\mathrm{t}_{\mathrm{F}}$ | (Note 10) | $20+0.1 C_{B}$ | 300 | ns |
| STOP Setup Time | tsu:STO |  | 0.6 |  | $\mu \mathrm{s}$ |
| SDA and SCL Capacitive Loading | Св | (Note 10) |  | 400 | pF |

Note 1: All voltages with respect to ground. Currents entering the IC are specified positive, and currents exiting the IC are negative.
Note 2: Input resistors (RFS) must be between the specified values to ensure the device meets its accuracy and linearity specifications.
Note 3: Supply current specified with all outputs set to zero current setting. SDA and SCL are connected to VCC. Excludes current through RFS resistors (IRFS). Total current including IRFS is ICC $+\left(2 \times I_{\text {RFS }}\right)$.
Note 4: The output voltage range must be satisfied to ensure the device meets its accuracy and linearity specifications.
Note 5: Temperature drift excludes drift caused by external resistor.
Note 6: Differential linearity is defined as the difference between the expected incremental current increase with respect to position and the actual increase. The expected incremental increase is the full-scale range divided by 127.
Note 7: Guaranteed by design.
Note 8: Integral linearity is defined as the difference between the expected value as a function of the setting and the actual value.
The expected value is a straight line between the zero and the full-scale values proportional to the setting.
Note 9: Timing shown is for fast-mode ( 400 kHz ) operation. This device is also backward compatible with $\mathrm{I}^{2} \mathrm{C}$ standard-mode timing.
Note 10: $\mathrm{CB}_{\mathrm{B}}$-total capacitance of one bus line in pF .

## Dual-Channel, I²C, 7-Bit Sink/Source Current DAC

| NAME | PIN | FUNCTION |
| :---: | :---: | :---: |
| SDA | 1 | $1^{2} \mathrm{C}$ Serial Data. Input/output for ${ }^{12} \mathrm{C}$ data. |
| SCL | 2 | $1^{2} \mathrm{C}$ Serial Clock. Input for $\mathrm{I}^{2} \mathrm{C}$ clock. |
| FS1 | 3 | Full-Scale Calibration Inputs. A resistor to ground on these pins determines the full-scale current for each output. FSO controls OUT0; FS1 controls OUT1. |
| FSO | 5 |  |
| GND | 4 | Ground |
| OUTO | 6 | Current Outputs. Sinks or sources the current determined by the register settings and the resistance connected to FS0 and FS1. |
| OUT1 | 7 |  |
| VCC | 8 | Power Supply |

## Typical Operating Characteristics

(Applies to OUTO and OUT1. $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to $5.0 \mathrm{~V}, \mathrm{SDA}=\mathrm{SCL}=\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, and no loads on OUT0, OUT1, FSO, or FS1, unless otherwise noted.)

$\qquad$

## Dual－Channel，I²C，7－Bit Sink／Source Current DAC

Typical Operating Characteristics（continued）
（Applies to OUTO and OUT1． $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to $5.0 \mathrm{~V}, \mathrm{SDA}=\mathrm{SCL}=\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ，and no loads on OUT0，OUT1，FSO，or FS1，unless otherwise noted．）



Block Diagram


## Dual-Channel, I²C, 7-Bit Sink/Source Current DAC

## Detailed Description

The DS4432 contains two ${ }^{2} \mathrm{C}$ adjustable current DACs that are each capable of sinking and sourcing current. Each output (OUTO and OUT1) has 127 sink and 127 source settings that can be controlled by the $\mathrm{I}^{2} \mathrm{C}$ interface. The full-scale ranges and corresponding step sizes of the outputs are determined by external resistors, connected to pins FSO and FS1.
The formula to determine RFS (connected to the FSx pins) to attain the desired full-scale current range is:

## Equation 1:

$$
\mathrm{R}_{\mathrm{FS}}=\frac{\mathrm{V}_{\mathrm{RFS}}}{16 \times \mathrm{I}_{\mathrm{FS}}} \times 127
$$

where IFS is the desired full-scale current value, VRFS is the RFS voltage (see the DC Electrical Characteristics table), and RFS is the external resistor value.
To calculate the output current value (IOUT) based on the corresponding DAC value (see Table 1 for corresponding memory addresses), use equation 2.
Equation 2:

$$
\mathrm{I}_{\text {OUT }}=\frac{\text { DAC Value }(\mathrm{dec})}{127} \times \mathrm{I}_{\text {FS }}
$$

On power-up the DS4432 outputs zero current. This is done to prevent the device from sinking or sourcing an incorrect amount of current before the system host controller has had a chance to modify the DS4432's setting.
As a source for biasing instrumentation or other circuits, the DS4432 provides a simple and inexpensive current DAC with an I2C interface for control. The adjustable full-scale range allows the application to get the most out of its 7 -bit sink or source resolution.
When used in adjustable power-supply applications (see the Typical Operating Circuit), the DS4432 does not affect the initial power-up voltage of the supply because it defaults to providing zero output current on power-up. As the device sources or sinks current into the feedback-voltage node, it changes the amount of output voltage required by the regulator to reach its steady-state operating point. Using the external resistor, RFS, to set the output current range, the DS4432 provides some flexibility for adjusting the impedances of the feedback network or the range over which the power supply can be controlled or margined.

## Memory Organization

To control the DS4432's current sources, write to the memory addresses listed in Table 1.

Table 1. Memory Addresses

| MEMORY ADDRESS <br> (HEX) | CURRENT SOURCE |
| :---: | :---: |
| F8h | OUT0 |
| F9h | OUT1 |

The format of each output control register is:

| MSB |  |  |  |  |  |  |  |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $S$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  |  |  |

where:

| BIT | NAME | FUNCTION | POWER-ON <br> DEFAULT |
| :---: | :---: | :--- | :---: |
| S | Sign <br> Bit | Determines if DAC sources or <br> sinks current. For sink <br> S=0; for source $S=1$. | 0b |
| Dx | Data | 7-Bit Data Controlling DAC <br> Output. Setting 0000000b <br> outputs zero current regardless <br> of the state of the sign bit. | 0000000b |

Example: RFSO $=80 \mathrm{k} \Omega$ and register $0 \times F 8 \mathrm{~h}$ is written to a value of $0 x A A h$. Calculate the output current.

$$
\mathrm{IFS}=(0.997 \mathrm{~V} / 80 \mathrm{k} \Omega) \times(127 / 16)=98.921 \mu \mathrm{~A}
$$

The MSB of the output register is 1 , so the output is sourcing the value corresponding to position 2Ah (42 decimal). The magnitude of the output current is equal to:

$$
98.921 \mu \mathrm{~A} \times(42 / 127)=32.714 \mu \mathrm{~A}
$$

## $I^{2}$ C Serial Interface Description

## $I^{2}$ C Slave Address

The DS4432's slave address is 90 h .
I2C Definitions
The following terminology is commonly used to describe ${ }^{12} \mathrm{C}$ data transfers:

Master Device: The master device controls the slave devices on the bus. The master device generates SCL clock pulses and START and STOP conditions.

## Dual－Channel，I²C，7－Bit Sink／Source Current DAC

Slave Devices：Slave devices send and receive data at the master＇s request．
Bus Idle or Not Busy：Time between STOP and START conditions when both SDA and SCL are inac－ tive and in their logic－high states．When the bus is idle it often initiates a low－power mode for slave devices．
START Condition：A START condition is generated by the master to initiate a new data transfer with a slave．Transitioning SDA from high to low while SCL remains high generates a START condition．See Figure 1 for applicable timing．
STOP Condition：A STOP condition is generated by the master to end a data transfer with a slave． Transitioning SDA from low to high while SCL remains high generates a STOP condition．See Figure 1 for applicable timing．
Repeated START Condition：The master can use a repeated START condition at the end of one data transfer to indicate that it will immediately initiate a new data transfer following the current one．Repeated STARTs are commonly used during read operations to identify a specific memory address to begin a data transfer．A repeated START condition is issued identi－ cally to a normal START condition．See Figure 1 for applicable timing．
Bit Write：Transitions of SDA must occur during the low state of SCL．The data on SDA must remain valid and unchanged during the entire high pulse of SCL， plus the setup and hold time requirements（Figure 1）．

Data is shifted into the device during the rising edge of the SCL．
Bit Read：At the end of a write operation，the master must release the SDA bus line for the proper amount of setup time（Figure 1）before the next rising edge of SCL during a bit read．The device shifts out each bit of data on SDA at the falling edge of the previous SCL pulse and the data bit is valid at the rising edge of the current SCL pulse．Remember that the master gener－ ates all SCL clock pulses，including when it is reading bits from the slave．
Acknowledgement（ACK and NACK）：An Acknowledgement（ACK）or Not Acknowledge （NACK）is always the ninth bit transmitted during a byte transfer．The device receiving data（the master during a read or the slave during a write operation） performs an ACK by transmitting a zero during the ninth bit．A device performs a NACK by transmitting a one during the ninth bit．Timing for the ACK and NACK is identical to all other bit writes（Figure 2）．An ACK is the acknowledgement that the device is properly receiving data．A NACK is used to termi－ nate a read sequence or as an indication that the device is not receiving data．
Byte Write：A byte write consists of 8 bits of informa－ tion transferred from the master to the slave（most sig－ nificant bit first）plus a 1－bit acknowledgement from the slave to the master．The 8 bits transmitted by the master are done according to the bit－write definition， and the acknowledgement is read using the bit－read definition．


Figure 1． $1^{2} \mathrm{C}$ Timing Diagram

## Dual-Channel, I²C, 7-Bit Sink/Source Current DAC


Figure 2. ${ }^{2}{ }^{2} \mathrm{C}$ Communication Examples

Byte Read: A byte read is an 8-bit information transfer from the slave to the master plus a 1-bit ACK or NACK from the master to the slave. The 8 bits of information that are transferred (most significant bit first) from the slave to the master are read by the master using the bit-read definition, and the master transmits an ACK using the bit-write definition to receive additional data bytes. The master must NACK the last byte read to terminate communication so the slave returns control of SDA to the master.
Slave Address Byte: Each slave on the $I^{2} \mathrm{C}$ bus responds to a slave address byte sent immediately following a START condition. The slave address byte contains the slave address in the most significant 7 bits, and the $\mathrm{R} / \overline{\mathrm{W}}$ bit in the least significant bit. The DS4432's slave address is 90h.
When the $R / \bar{W}$ bit is 0 (such as in 90h), the master is indicating it will write data to the slave. If R/W $=1$ ( 91 h in this case), the master is indicating it wants to read from the slave. If an incorrect slave address is written, the DS4432 assumes the master is communicating with another $\mathrm{I}^{2} \mathrm{C}$ device and ignores the communication until the next START condition is sent.
Memory Address: During an $\mathrm{I}^{2} \mathrm{C}$ write operation, the master must transmit a memory address to identify the memory location where the slave is to store the data. The memory address is always the second byte transmitted during a write operation following the slave address byte.

## $\mathbf{I}^{2} \mathbf{C}$ Communication

Writing to a Slave: The master must generate a START condition, write the slave address byte ( $R / \bar{W}=0$ ), write the memory address, write the byte of data, and generate a STOP condition. Remember that the master must read the slave's acknowledgement during all byte-write operations.
Reading from a Slave: To read from the slave, the master generates a START condition, writes the slave address byte with $R / \bar{W}=1$, reads the data byte with a NACK to indicate the end of the transfer, and generates a STOP condition.

## Applications Information

## Example Calculation

 for an Adjustable Power SupplyIn this example, the typical operating circuit is used to create Figure 3, a 2.0 V voltage supply with $\pm 20 \%$ margin. The adjustable power supply has a DC-DC converter output voltage, VOUT, of 2.0 V and a DC-DC converter feedback voltage, $V_{F B}$, of 0.8 V . To determine the relationship of ROA and RoB, start with the equation:

$$
V_{F B}=\frac{R_{O B}}{R_{O A}+R_{O B}} \times V_{O U T}
$$

Substituting $\mathrm{V}_{\mathrm{FB}}=0.8 \mathrm{~V}$ and $\mathrm{VOUT}=2.0 \mathrm{~V}$, the relationship between RoA and RoB is determined to be:

$$
\mathrm{R}_{0 \mathrm{~A}}=1.5 \times \mathrm{R}_{0 \mathrm{~B}}
$$

## Dual-Channel, I²C, 7-Bit Sink/Source Current DAC

IOUTO is chosen to be $100 \mu \mathrm{~A}$ (midrange source/sink current for the DS4432). Summing the currents into the feedback node, we have the following:

$$
I_{\text {OUTO }}=I_{\text {ROB }}-I_{\text {ROA }}
$$

where

$$
\mathrm{I}_{\mathrm{ROB}}=\frac{\mathrm{V}_{\mathrm{FB}}}{R_{\mathrm{OB}}}
$$

and

$$
\mathrm{I}_{\mathrm{ROA}}=\frac{\mathrm{V}_{\mathrm{OUT}}-\mathrm{V}_{\mathrm{FB}}}{\mathrm{R}_{\mathrm{OA}}}
$$

To create a $20 \%$ margin in the supply voltage, the value of VOUT is set to 2.4 V . With these values in place, RoB is calculated to be $2.67 \mathrm{k} \Omega$, and $R_{0 A}$ is calculated to be $4 \mathrm{k} \Omega$. The current DAC in this configuration allows the output voltage to be moved linearly from 1.6 V to 2.4 V using 127 settings. This corresponds to a resolution of $6.3 \mathrm{mV} / \mathrm{step}$.

Vcc Decoupling
To achieve the best results when using the DS4432, decouple the power supply with a $0.01 \mu \mathrm{~F}$ or $0.1 \mu \mathrm{~F}$ capacitor. Use a high-quality ceramic surface-mount capacitor if possible. Surface-mount components minimize lead inductance, which improves performance, and ceramic capacitors tend to have adequate highfrequency response for decoupling applications.



Figure 3. Example Application Circuit

## Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| $8 \mu \mathrm{SOP}$ | $\mathrm{U8+1}$ | $\underline{\mathbf{2 1 - 0 0 3 6}}$ |

[^0]
[^0]:    Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

