

enCoRe™ V Full-Speed USB Controller

Features

■ Powerful Harvard Architecture Processor

- M8C Processor speeds running up to 24 MHz
- Low power at high processing speeds
- □ Interrupt controller
- □ 3.0V to 5.5V Operating voltage
- □ Temperature range: 0°C to 70°C

■ Flexible On-Chip Memory

- □ Up to 32K Flash program storage 50,000 Erase/write cycles
- □ Up to 2048 bytes SRAM data storage
- □ Flexible protection modes
- ☐ In-System Serial Programming (ISSP)

■ Complete Development Tools

- □ Free development tool (PSoC Designer™)
- □ Full-featured, in-circuit emulator and programmer
- □ Full-speed emulation
- □ Complex breakpoint structure
- □ 128K Trace memory

■ Precision, Programmable Clocking

- Crystal-less oscillator with support for an external crystal or resonator
- □ Internal ±5.0% 6/12/24 MHz main oscillator
- □ Internal low-speed oscillator at 32 kHz for watchdog and sleep. The frequency range is 19-50 kHz with a 32 kHz typical value.
- 0.25% Accuracy for USB with no external components

■ Programmable Pin Configurations

- □ 25 mA Sink current on all GPIO
- Pull up, high Z, open drain, CMOS drive modes on all GPIO


- Configurable inputs on all GPIO
- □ Low dropout voltage regulator for Port1 pins. Programmable to output 3.0, 2.5, or 1.8V at the IO pins.
- Selectable, regulated digital IO on Port 1
 - Configurable Input Threshold for Port 1
 - 3.0V, 20 mA Total Port 1 Source Current
 - Hot-Swappable
- □ 5 mA Strong drive mode on Ports 0 and 1

■ Full-Speed USB (12 Mbps)

- □ Eight unidirectional endpoints
- ☐ One bidirectional control endpoint
- □ USB 2.0 compliant
- □ Dedicated 512 bytes buffer
- □ No external crystal required

■ Additional System Resources

- □ Configurable communication speeds
- □ I²C™ slave
 - Selectable to 50 kHz, 100 kHz, or 400 kHz
 - · Implementation requires no clock stretching
 - Implementation during sleep modes with less than 100 μA
 - · Hardware address detection
- SPI master and SPI slave
- Configurable between 46.9 kHz 3 MHz
- □ Three 16-bit timers
- 10-bit ADC to use for monitoring battery voltage or other signals
- □ Watchdog and sleep timers
- □ Integrated supervisory circuit



Cypress Semiconductor Corporation
Document Number: 001-12394 Rev. *D

198 Champion Court

San Jose, CA 95134-1709

• 408-943-2600

Revised October 17, 2007



Functional Overview

The enCoRe V family of devices are designed to replace multiple traditional full-speed USB microcontroller system components with one, low cost single-chip programmable component. Communication peripherals (I2C/SPI), a fast CPU, Flash program memory, SRAM data memory, and configurable IO are included in a range of convenient pinouts.

The architecture for this device family, as illustrated (enCoRe V), is comprised of three main areas: the CPU core, the system resources, and the full-speed USB system. Depending on the enCoRe V package, up to 36 general purpose IO (GPIO) are also included.

This product is an enhanced version of Cypress' successful full-speed USB peripheral controllers. Enhancements include faster CPU at lower voltage operation, lower current consumption, twice the RAM and Flash, hot-swapable IOs, I2C hardware address recognition, new very low current sleep mode, and new package options.

The enCoRe V Core

The enCoRe V Core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and IMO (internal main oscillator) and ILO (internal low speed oscillator). The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a four-MIPS, 8-bit Harvard architecture microprocessor.

System resources provide additional capability, such as a configurable I2C slave/SPI master-slave communication interface and various system resets supported by the M8C.

Additional System Resources

System resources, some of which have been previously listed, provide additional capability useful to complete systems. Additional resources include low voltage detection and power on reset. Brief statements describing the merits of each system resource are presented below.

- Full-speed USB (12 Mbps) with nine configurable endpoints and 512 bytes of dedicated USB RAM. No external components are required except two series resistors. It is specified for commercial temperature USB operation. For reliable USB operation, ensure the supply voltage is between 4.35V and 5.25V, or around 3.3V.
- 10-bit on-chip ADC shared between system performance manager (used to calculate parameters based on temperature for flash write operations) and the user.
- The I2C slave/SPI master-slave module provides 50/100/400 kHz communication over two wires. SPI communication over 3 or 4 wires runs at speeds of 46.9 kHz to 3 MHz (lower for a slower system clock).
- In the case of I2C slave mode, the hardware address recognition feature reduces the already low power consumption by eliminating the need for CPU intervention until a packet addressed to the target device has been received.

- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (power on reset) circuit eliminates the need for a system supervisor.
- The 5V maximum input, 1.8/2.5/3V-selectable output, low-dropout regulator (LDO) provides regulation for IOs. A register controlled bypass mode allows the user to disable the LDO.
- Standard Cypress PSoC IDE tools are available for debugging the enCoRe V family of parts.

Getting Started

The quickest path to understanding the enCoRe V silicon is by reading this data sheet and using the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the enCoRe V integrated circuit and presents specific pin, register, and electrical specifications.

For up-to-date ordering, packaging, and electrical specification information, reference the latest enCoRe V device data sheets on the web at http://www.cypress.com.

Development Kits

Development Kits are available from the following distributors: Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store contains development kits, **C** compilers, and all accessories for PSoC development. Go to the Cypress Online Store web site at http://www.cypress.com, click the Online Store shopping cart icon at the bottom of the web page, and click **USB** (Universal **Serial Bus**) to view a current list of available items.

Technical Training

Free PSoC and USB technical training is available for beginners and is taught by a marketing or application engineer over the phone. PSoC training classes cover designing, debugging, advanced analog, as well as application-specific classes covering topics such as PSoC, USB and the LIN bus. Go to http://www.cypress.com, click on Design Support located on the left side of the web page, and select **Technical Training** for more details.

Consultants

Certified Cypress USB Consultants offer everything from technical assistance to completed USB designs. To contact or become a Cypress PSoC/USB Consultant go to http://www.cypress.com, click on **Design Support** located on the left side of the web page, and select **CYPros Consultants**.

Technical Support

Cypress application engineers take pride in fast and accurate response. You can reach them with a 4-hour guaranteed response at http://www.cypress.com/support/login.cfm.

Application Notes

Many application notes are available to assist you in every aspect of your design effort. To view the USB application notes, go to the http://www.cypress.com web site and select **Application Notes** under the Design Resources list located in the center of the web page. By default, application notes are sorted by date .

Page 2 of 26




Development Tools

PSoC Designer is a Microsoft Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows NT 4.0, Windows 2000, Windows Millennium (Me), or Windows XP. (Reference the PSoC Designer Functional Flow diagram below.)

PSoC Designer helps the customer to select an operating configuration for the USB, write application code that uses the USB, and debug the application. This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and the CYASM macro assembler for the CPUs.

PSoC Designer also supports a high-level C language compiler developed specifically for the devices in the family.

Figure 1. PSoC Designer Subsystems



PSoC Designer Software Subsystems

Device Editor

The device editor subsystem allows the user to select different onboard analog and digital components called user modules using the enCoRe V device blocks. Examples of user modules are timers, 10-bit ADC, SPI/I2C etc.

The device editor also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration allows for changing configurations at run time.

PSoC Designer sets up power-on initialization tables for selected enCoRe V block configurations and creates source code for an application framework. The framework contains software to operate the selected components and, if the project uses more than one operating configuration, contains routines to switch between different sets of enCoRe V block configurations at run time. PSoC Designer can print out a configuration sheet for a given project configuration for use during application programming in conjunction with the Device Data Sheet. Once the framework is generated, the user can add application-specific code to flesh out the framework. It is also possible to change the selected components and regenerate the framework.

Application Editor

In the Application Editor you can edit your C language and Assembly language source code. You can also assemble, compile, link, and build.

Assembler. The macro assembler allows the merging of assembly code seamlessly with C code. The link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compiler. A C language compiler is available that supports the enCoRe V family of devices. Even if you have never worked in the C language before, the product quickly allows you to create complete C programs for the enCoRe V family devices.

The embedded, optimizing C compiler provides all the features of C tailored to the enCoRe V architecture. It comes complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, allowing the designer to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read the program and read and write data memory, read and write IO registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.



Hardware Tools

In-Circuit Emulator

A low cost, high functionality ICE (In-Circuit Emulator) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and operates with most Cypress USB and all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the enCoRe V device in the target board and performs full-speed (24 MHz) operation.

Designing with User Modules


To speed the development process, the PSoC Designer Integrated Development Environment (IDE) provides a feature where the resources of the part are selected as user modules. For example, the timers, I2C, SPI resources are available as user modules. User modules make selecting and implementing peripheral devices simple and easy.

Each user module establishes the basic register settings that implement the selected function. It also provides parameters that allow you to tailor its precise configuration to your particular application. User modules also provide tested software to cut your development time. The user module application programming interface (API) provides high-level functions to control and respond to hardware events at run time. The API also provides optional interrupt service routines that you can adapt as needed.

The API functions are documented in user module data sheets that are viewed directly in the PSoC Designer IDE. These data sheets explain the internal operation of the user module and provide performance specifications. Each data sheet describes the use of each user module parameter and documents the setting of each register controlled by the user module.

The development process starts when you open a new project and bring up the Device Editor, a graphical user interface (GUI) for configuring the hardware. You pick and place the user modules you need for your project. The tool automatically builds signal chains by connecting user modules to the default IO pins or as required. At this stage, you also configure the clock source connections and enter parameter values directly or by selecting values from drop-down menus. When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Application" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the high-level user module API functions.

Figure 2. User Module and Source Code Development Flows



The next step is to write your main program, and any sub-routines using PSoC Designer's Application Editor subsystem. The Application Editor includes a Project Manager that allows you to open the project source code files (including all generated code files) from a hierarchal view. The source code editor provides syntax coloring and advanced edit features for both C and assembly language. File search capabilities include simple string searches and recursive "grep-style" patterns. A single mouse click invokes the Build Manager. It employs a professional-strength "makefile" system to automatically analyze all file dependencies and run the compiler and assembler as necessary. Project-level options control optimization strategies used by the compiler and linker. Syntax errors are displayed in a console window. Double clicking the error message takes you directly to the offending line of source code. When all is correct, the linker builds a HEX file image suitable for programming.

The last step in the development process takes place inside the PSoC Designer's Debugger subsystem. The Debugger downloads the HEX image to the In-Circuit Emulator (ICE) where it runs at full-speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the Debugger provides a large trace buffer and allows you define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.



Document Conventions

Acronyms Used

The following table lists the acronyms that are used in this document.

Acronym	Description
API	application programming interface
CPU	central processing unit
GPIO	general purpose IO
GUI	graphical user interface
ICE	in-circuit emulator
ILO	internal low speed oscillator
IMO	internal main oscillator
Ю	input/output
LSb	least-significant bit
LVD	low voltage detect
MSb	most-significant bit

Acronym	Description
POR	power on reset
PPOR	precision power on reset
PSoC®	Programmable System-on-Chip™
SLIMO	slow IMO
SRAM	static random access memory

Units of Measure

A units of measure table is located in the Electrical Specifications section. Table 5 on page 15 lists all the abbreviations used to measure the enCoRe V devices.

Numeric Naming

Hexidecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexidecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (e.g., 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.

Page 5 of 26



Pin Configuration

The enCoRe V USB device is available in a variety of packages which are listed and illustrated in the subsequent tables.

16-Pin Part Pinout

Figure 3. CY7C64315/CY7C64316 16-Pin enCoRe V Device




Table 1. 16-Pin Part Pinout (QFN)

Pin No.	Туре	Name	Description
	Digital		
1	Ю	P2[3]	Digital IO, Crystal Input (Xin)
2	IOHR	P1[7]	Digital IO, SPI SS, I2C SCL
3	IOHR	P1[5]	Digital IO, SPI MISO, I2C SDA
4	IOHR	P1[1] ⁽¹⁾	Digital IO, ISSP CLK, 12C SCL, SPI MOSI
5	Power	Vss	Ground connection
6	USB line	D+	USB PHY
7	USB line	D-	USB PHY
8	Power	Vdd	Supply
9	IOHR	P1[0] ⁽¹⁾	Digital IO, ISSP DATA, I2C SDA, SPI CLK
10	IOHR	P1[4]	Digital IO, optional external clock input (EXTCLK)
11	Input	XRES	Active high external reset with internal pull down
12	IOH	P0[4]	Digital IO
13	IOH	P0[7]	Digital IO
14	IOH	P0[3]	Digital IO
15	IOH	P0[1]	Digital IO
16	Ю	P2[5]	Digital IO, Crystal Output (Xout)

 $\textbf{LEDGEND} \ I = Input, \ O = Outpit, \ OH = 5 \ mA \ High \ Output \ Drive, \ R = Regulated \ Output.$

Note

 $^{1. \ \ \, \}text{These are the in-system serial programming (ISSP) pins, that are not High Z at power on reset (POR)}.$



32-Pin Part Pinout

Figure 4. CY7C64345 32-Pin enCoRe V USB Device




Table 2. 32-Pin Part Pinout (QFN)

Pin No.	Туре	Name	Description						
1	IOH	P0[1]	Digital IO						
2	Ю	P2[5]	Digital IO, Crystal Output (Xout)						
3	Ю	P2[3]	Digital IO, Crystal Input (Xin)						
4	Ю	P2[1]	igital IO						
5	IOHR	P1[7]	Digital IO, I2C SCL, SPI SS						
6	IOHR	P1[5]	Digital IO, I2C SDA, SPI MISO						
7	IOHR	P1[3]	Digital IO, SPI CLK						
8	IOHR	P1[1] ⁽²⁾	Digital IO, ISSP CLK, I2C SCL, SPI MOSI						
9	Power	Vss	Ground						
10	Ю	D+	USB PHY						
11	Ю	D-	USB PHY						
12	Power	Vdd	Supply voltage						
13	IOHR	P1[0] ⁽²⁾	Digital IO, ISSP DATA, I2C SDA, SPI CLK						
14	IOHR	P1[2]	Digital IO						
15	IOHR	P1[4]	Digital IO, optional external clock input (EXTCLK)						
16	IOHR	P1[6]	Digital IO						
17	Reset	XRES	Active high external reset with internal pull down						
18	Ю	P3[0]	Digital IO						
19	Ю	P3[2]	Digital IO						
20	Ю	P2[0]	Digital IO						
21	Ю	P2[2]	Digital IO						

Note

^{2.} These are the in-system serial programming (ISSP) pins, that are not High Z at power on reset (POR).



Table 2. 32-Pin Part Pinout (QFN) (continued)

Pin No.	Туре	Name	Description
22	Ю	P2[4]	Digital IO
23	Ю	P2[6]	Digital IO
24	IOH	P0[0]	Digital IO
25	IOH	P0[2]	Digital IO
26	IOH	P0[4]	Digital IO
27	IOH	P0[6]	Digital IO
28	Power	Vdd	Supply voltage
29	IOH	P0[7]	Digital IO
30	IOH	P0[5]	Digital IO
31	IOH	P0[3]	Digital IO
32	Power	Vss	Ground
СР	Power	Vss	Ensure the center pad is connected to ground

 $\textbf{LEDGEND} \ I = Input, \ O = Outpit, \ OH = 5 \ mA \ High \ Output \ Drive, \ R = Regulated \ Output.$



48-Pin Part Pinout

Figure 5. CY7C64355/CY7C64356 48-Pin enCoRe V USB Device




Table 3. 48-Pin Part Pinout (QFN)

Pin No.	Туре	Pin Name	Description					
1	NC	NC	No connection					
2	Ю	P2[7]	Digital IO					
3	Ю	P2[5]	Digital IO, Crystal Out (Xout)					
4	Ю	P2[3]	Digital IO, Crystal In (Xin)					
5	Ю	P2[1]	Digital IO					
6	Ю	P4[3]	gital IO					
7	Ю	P4[1]	Digital IO					
8	Ю	P3[7]	Digital IO					
9	Ю	P3[5]	Digital IO					
10	Ю	P3[3]	Digital IO					
11	Ю	P3[1]	Digital IO					
12	IOHR	P1[7]	Digital IO, I2C SCL, SPI SS					
13	IOHR	P1[5]	Digital IO, I2C SDA, SPI MISO					
14	NC	NC	No connection					
15	NC	NC	No connection					
16	IOHR	P1[3]	Digital IO, SPI CLK					
17	IOHR	P1[1] ⁽³⁾	Digital IO, ISSP CLK, I2C SCL, SPI MOSI					
18	Power	Vss	Supply ground					
19	Ю	D+	USB					
20	Ю	D-	USB					
21	Power	Vdd	Supply voltage					
22	IOHR	P1[0] ⁽³⁾	Digital IO, ISSP DATA, I2C SDA, SPI CLK					

Note

3. These are the in-system serial programming (ISSP) pins, that are not High Z at power on reset (POR).



Table 3. 48-Pin Part Pinout (QFN) (continued)

Pin No.	Туре	Pin Name	Description
23	IOHR	P1[2]	Digital IO,
24	IOHR	P1[4]	Digital IO, optional external clock input (EXTCLK)
25	IOHR	P1[6]	Digital IO
26	XRES	Ext Reset	Active high external reset with internal pull down
27	Ю	P3[0]	Digital IO
28	Ю	P3[2]	Digital IO
29	Ю	P3[4]	Digital IO
30	Ю	P3[6]	Digital IO
31	Ю	P4[0]	Digital IO
32	Ю	P4[2]	Digital IO
33	Ю	P2[0]	Digital IO
34	Ю	P2[2]	Digital IO
35	Ю	P2[4]	Digital IO
36	Ю	P2[6]	Digital IO
37	IOH	P0[0]	Digital IO
38	IOH	P0[2]	Digital IO
39	IOH	P0[4]	Digital IO
40	IOH	P0[6]	Digital IO
41	Power	Vdd	Supply voltage
42	NC	NC	No connection
43	NC	NC	No connection
44	IOH	P0[7]	Digital IO
45	IOH	P0[5]	Digital IO
46	IOH	P0[3]	Digital IO
47	Power	Vss	Supply ground
48	IOH	P0[1]	Digital IO

 $\textbf{LEDGEND} \ I = Input, \ O = Outpit, \ OH = 5 \ mA \ High \ Output \ Drive, \ R = Regulated \ Output.$



Register Reference

The section discusses the registers of the enCoRe V device. It lists all the registers in mapping tables, in address order.

Register Conventions

The register conventions specific to this section and the Register Reference chapter are listed in the following table.

Table 4. Register Conventions

Convention	Description
R	Read register or bits
W	Write register or bits
0	Only a read/write register or bits
L	Logical register or bits
С	Clearable register or bits
#	Access is bit specific

Register Mapping Tables

The enCoRe V device has a total register address space of 512 bytes. The register space is also referred to as IO space and is broken into two parts: Bank 0 (user space) and Bank 1 (configuration space). The XIO bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XIO bit is set, the user is said to be in the "extended" address space or the "configuration" registers.

Register Map Bank 0 Table: User Space

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRT0DR	00	RW	EP1_CNT0	40	#		80			C0	
PRT0IE	01	RW	EP1_CNT1	41	RW		81			C1	
	02		EP2_CNT0	42	#		82			C2	
	03		EP2_CNT1	43	RW		83			C3	
PRT1DR	04	RW	EP3_CNT0	44	#		84			C4	
PRT1IE	05	RW	EP3_CNT1	45	RW		85			C5	
	06		EP4_CNT0	46	#		86			C6	
	07		EP4_CNT1	47	RW		87			C7	
PRT2DR	08	RW	EP5_CNT0	48	#		88		I2C_XCFG	C8	RW
PRT2IE	09	RW	EP5_CNT1	49	RW		89		I2C_XSTAT	C9	R
	0A		EP6_CNT0	4A	#		8A		I2C_ADDR	CA	RW
	0B		EP6_CNT1	4B	RW		8B		I2C_BP	CB	R
PRT3DR	0C	RW	EP7_CNT0	4C	#		8C		I2C_CP	CC	R
PRT3IE	0D	RW	EP7_CNT1	4D	RW		8D		CPU_BP	CD	RW
	0E		EP8_CNT0	4E	#		8E		CPU_CP	CE	R
	0F		EP8_CNT1	4F	RW		8F		I2C_BUF	CF	RW
PRT4DR	10	RW		50			90		CUR_PP	D0	RW
PRT4IE	11	RW		51			91		STK_PP	D1	RW
	12			52			92			D2	
	13			53			93		IDX_PP	D3	RW
	14			54			94		MVR_PP	D4	RW
	15			55			95		MVW_PP	D5	RW
	16			56			96		I2C_CFG	D6	RW
	17			57			97		I2C_SCR	D7	#
	18		PMA0_DR	58	RW		98		I2C_DR	D8	RW
	19		PMA1_DR	59	RW		99			D9	
	1A		PMA2_DR	5A	RW		9A		INT_CLR0	DA	RW
	1B		PMA3_DR	5B	RW		9B		INT_CLR1	DB	RW
	1C		PMA4_DR	5C	RW		9C		INT_CLR2	DC	RW
	1D		PMA5_DR	5D	RW		9D		INT_CLR3	DD	RW
	1E		PMA6_DR	5E	RW		9E		INT_MSK2	DE	RW
	1F		PMA7_DR	5F	RW		9F		INT_MSK1	DF	RW
	20			60			A0		INT_MSK0	E0	RW
	21			61			A1		INT_SW_E N	E1	RW
	22			62			A2		INT_VC	E2	RC

Gray fields are reserved; do not access these fields. # Access is bit specific.



Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
	23			63			A3		RES_WDT	E3	W
	24		PMA8_DR	64	RW		A4		INT_MSK3	E4	RW
	25		PMA9_DR	65	RW		A5			E5	
	26		PMA10_DR	66	RW		A6			E6	
	27		PMA11_DR	67	RW		A7			E7	
	28		PMA12_DR	68	RW		A8			E8	
SPI_TXR	29	W	PMA13_DR	69	RW		A9			E9	
SPI_RXR	2A	R	PMA14_DR	6A	RW		AA			EA	
SPI_CR	2B	#	PMA15_DR	6B	RW		AB			EB	
	2C		TMP_DR0	6C	RW		AC			EC	
	2D		TMP_DR1	6D	RW		AD			ED	
	2E		TMP_DR2	6E	RW		AE			EE	
	2F		TMP_DR3	6F	RW		AF			EF	
	30			70		PT0_CFG	B0	RW		F0	
USB_SOF0	31	R		71		PT0_DATA1	B1	RW		F1	
USB_SOF1	32	R		72		PT0_DATA0	B2	RW		F2	
USB_CR0	33	RW		73		PT1_CFG	B3	RW		F3	
USBIO_CR0	34	#		74		PT1_DATA1	B4	RW		F4	
USBIO_CR1	35	#		75		PT1_DATA0	B5	RW		F5	
EP0_CR	36	#		76		PT2_CFG	B6	RW		F6	
EP0_CNT0	37	#		77		PT2_DATA1	B7	RW	CPU_F	F7	RL
EP0_DR0	38	RW		78		PT2_DATA0	B8	RW		F8	
EP0_DR1	39	RW		79			B9			F9	
EP0_DR2	3A	RW		7A			BA			FA	
EP0_DR3	3B	RW		7B			BB			FB	
EP0_DR4	3C	RW		7C			BC			FC	
EP0_DR5	3D	RW		7D			BD			FD	
EP0_DR6	3E	RW		7E			BE		CPU_SCR1	FE	#
EP0_DR7	3F	RW		7F			BF		CPU_SCR0	FF	#

Gray fields are reserved; do not access these fields. # Access is bit specific.



Register Map Bank 1 Table: Configuration Space

PRTODMO	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
Description Part Part					1							
PRT1DM	PRT0DM1		RW									
PRT1DM		-										
FRT1DM1	557/5//6		5147									
06												
PRT2DM0	PRT1DM1		RW									
FRT2DM												
FRT2DM1	DDTODIA		D)A/		1							
OA												
PRT3DM0	PRT2DM1		RW									
PRT3DM0												
PRT3DM1	DDTODMO		D\A/									
OE PMA10_RA 4E RW 8E CE PRTADMO 10 RW PMA12_RA 4F RW 8F CF PRTADM1 11 RW PMA12_RA 50 RW 90 D0 D0 PRTADM1 11 RW PMA14_RA 51 RW 91 D1 D1 13 PMA15_RA 53 RW 93 D3 D3 D3 14 EPL_CRO 54 # 94 D4 D4 D4 15 EP2_CRO 55 # 96 D6 D6 D6 D6 117 EP4_CRO 57 # 97 D7												
PRT4DM0	PR 13DM1		RW									
PRT4DM0		-										
PRT4DM1	DDT4DM0	-	DW/									
12												
13	PR14DM1		RVV									
144												
15												
16								_				
17												
18												
19												
1A												
18												
1C												
1D				LI O_OITO		π				IO CEG		RW
TE												
1F										001_11		1277
20												
21										OSC CR0		RW
22 62 A2 OSC_CR2 E2 RW 23 63 A3 VLT_CR E3 RW 24 64 A4 VLT_CMP E4 R 25 65 A5 E5 E5 26 66 A6 E6 E6 27 67 A7 E7 E7 28 68 A8 IMO_TR E8 W SPI_CFG 29 RW 69 A9 ILO_TR E9 W 2A 6A AA AA EA EA A EB W 2B 6B AB AB SLP_CFG EB RW 2B 6B AB AB SLP_CFG EB RW 2C TIMP_DR0 6C RW AC SLP_CFG2 EC RW 2D TIMP_DR1 6D RW AF EE EB IL EF IL <td></td>												
23												
24 64 A4 VLT_CMP E4 R 25 65 A5 E5 E5 26 66 A6 E6 E6 27 67 A7 E7 E7 28 68 A8 IMO_TR E8 W SPI_CFG 29 RW 69 A9 ILO_TR E9 W SPI_CFG 29 RW AA AA EA EA 2A AB BB AB SLP_CFG EB RW BB AB SLP_CFG2 EC RW AB SLP_CFG3 ED RW BB AB SLP_CFG3 ED												
25 65 A5 E5 26 66 A6 E6 27 67 A7 E7 28 68 A8 IMO_TR E8 SPI_CFG 29 RW 69 A9 ILO_TR E9 W SPI_CFG 29 RW 6A AA EA AB ILO_TR E9 W 2A 6A AA AA EA AB SLP_CFG EB RW 2B 6B AB AB SLP_CFG EB RW 2C TMP_DR0 6C RW AC SLP_CFG2 EC RW 2D TMP_DR1 6D RW AE EE EE EE USB_CR1 30 # 70 B0 F0 B0 F0 B0 F0 USBIO_CR2 33 RW 73 B3 B3 F3 B4 F4 B4 F4 <												
26 66 A6 E6 27 67 A7 E7 28 68 A8 IMO_TR E8 W SPI_CFG 29 RW 69 A9 ILO_TR E9 W SPI_CFG 29 RW 6A AA EA W AC ILO_TR E9 W 2A 6A AA AA EA EA AA EA EB RW 2B 6B AB SLP_CFG EB RW RW AC SLP_CFG EB RW RW AD SLP_CFG EC RW RW AD SLP_CFG EC RW RW AE EE EE EE EE EE EE EE EE EF Image: CFG ED RW AF EF EF EF Image: CFG EB RW AF EF EF Image: CFG ED RW AF EF												
27 67 A7 E7 28 68 A8 IMO_TR E8 W SPI_CFG 29 RW 69 A9 ILO_TR E9 W 2A 6A AA AA EA EA EA EA 2B 6B AB SLP_CFG EB RW 2C TMP_DR0 6C RW AC SLP_CFG2 EC RW 2D TMP_DR1 6D RW AD SLP_CFG3 ED RW 2E TMP_DR2 6E RW AE EE EE USB_CR1 30 # 70 B0 F0 F0 USB_CR1 30 # 70 B0 F0 F0 USBIO_CR2 33 RW 73 B3 F3 F2 USBIO_CR2 33 RW 74 B4 F4 F4 PMA1_WA 35 RW 75 <td></td>												
28 68 A8 IMO_TR E8 W SPI_CFG 29 RW 69 A9 ILO_TR E9 W 2A 6A AA AA EA EA EA 2B 6B AB SLP_CFG EB RW 2C TMP_DR0 6C RW AC SLP_CFG2 EC RW 2D TMP_DR1 6D RW AD SLP_CFG3 ED RW 2E TMP_DR2 6E RW AE EE EE USB_CR1 30 # 70 B0 F0 F0 USB_CR1 31 71 B1 F1 F1 USB_CR2 33 RW 73 B3 B3 F3 PMA0_WA 34 RW 74 B4 F4 F4 PMA1_WA 35 RW 75 B5 F5 F5 PMA2_WA 36 RW<												
SPI_CFG 29 RW 69 A9 ILO_TR E9 W 2A 6A AA AA EA EA AB SLP_CFG EB RW 2B 6B AB AB SLP_CFG EB RW 2C TMP_DR0 6C RW AC SLP_CFG2 EC RW 2D TMP_DR1 6D RW AD SLP_CFG3 ED RW 2E TMP_DR2 6E RW AE EE EE USB_CR1 30 # 70 B0 F0 F0 F1 F1 F1 F2 F2 F2 F2 F2 F2 F2 F2 F2 F3 F3 F3 F4 F5 F5 F6 F6 F6 F6 F6 F6 F6 F6 F6 F8		28						A8		IMO TR		W
2A 6A AA AA EA 2B 6B AB SLP_CFG EB RW 2C TMP_DR0 6C RW AC SLP_CFG2 EC RW 2D TMP_DR1 6D RW AD SLP_CFG3 ED RW 2E TMP_DR2 6E RW AE EE EE 2F TMP_DR3 6F RW AF EF EF USB_CR1 30 # 70 B0 F0 F0 F0 31 71 B1 F1 F1 F1 F2 F2 F2 F2 F2 F2 F2 F2 F3 F3 F3 F4 F4 F4 F4 F4 F4 F4 F4 F5 F5 F5 F5 F5 F5 F6 F6 F6 F7 RL F8 F8 <td>SPI_CFG</td> <td></td> <td>RW</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>W</td>	SPI_CFG		RW									W
2B 6B AB SLP_CFG EB RW 2C TMP_DR0 6C RW AC SLP_CFG2 EC RW 2D TMP_DR1 6D RW AD SLP_CFG3 ED RW 2E TMP_DR2 6E RW AE EE EE USB_CR1 30 # 70 B0 F0 F0 31 71 B1 F1 F1 F1 F2 USBIO_CR2 33 RW 73 B3 F3 F3 F4 F4 F4 F4 F4 F4 F4 F4 F5 F5 F5 F5 F5 F6 F6 F6 F6 F6 F6 F6 F7 RL F8 F8 <td>_</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td></td> <td></td>	_									_		
2D TMP_DR1 6D RW AD SLP_CFG3 ED RW 2E TMP_DR2 6E RW AE EE EE USB_CR1 30 # 70 B0 F0 F0 31 71 B1 F1 F1 F1 F2 USBIO_CR2 33 RW 73 B3 F3 F3 PMA0_WA 34 RW 74 B4 F4 F4 PMA1_WA 35 RW 75 B5 F5 F5 PMA2_WA 36 RW 76 B6 F6 F6 PMA3_WA 37 RW 77 B7 B7 CPU_F F7 RL PMA4_WA 38 RW 78 B8 F8 F8												RW
2D TMP_DR1 6D RW AD SLP_CFG3 ED RW 2E TMP_DR2 6E RW AE EE EE USB_CR1 30 # 70 B0 F0 F0 31 71 B1 F1 F1 F1 F2 USBIO_CR2 33 RW 73 B3 F3 F3 F4 F4 F4 F4 F4 F4 F4 F4 F5 F5 F5 F5 F5 F5 F5 F6 F6 F6 F7 RL F8				TMP_DR0		RW				SLP_CFG2	EC	
2E TMP_DR2 6E RW AE EE USB_CR1 30 # 70 B0 F0 31 71 B1 F1 32 72 B2 F2 USBIO_CR2 33 RW 73 B3 F3 PMA0_WA 34 RW 74 B4 F4 PMA1_WA 35 RW 75 B5 F5 PMA2_WA 36 RW 76 B6 F6 PMA3_WA 37 RW 77 B7 CPU_F F7 RL PMA4_WA 38 RW 78 B8 F8		2D				RW				SLP_CFG3	ED	
USB_CR1 30 # 70 B0 F0 31 71 B1 F1 32 72 B2 F2 USBIO_CR2 33 RW 73 B3 F3 PMA0_WA 34 RW 74 B4 F4 PMA1_WA 35 RW 75 B5 F5 PMA2_WA 36 RW 76 B6 F6 PMA3_WA 37 RW 77 B7 CPU_F F7 RL PMA4_WA 38 RW 78 B8 F8		2E		TMP_DR2	6E	RW		AE			EE	
USB_CR1 30 # 70 B0 F0 31 71 B1 F1 32 72 B2 F2 USBIO_CR2 33 RW 73 B3 F3 PMA0_WA 34 RW 74 B4 F4 PMA1_WA 35 RW 75 B5 F5 PMA2_WA 36 RW 76 B6 F6 PMA3_WA 37 RW 77 B7 CPU_F F7 RL PMA4_WA 38 RW 78 B8 F8											EF	
USBIO_CR2 33 RW 73 B3 F3 PMA0_WA 34 RW 74 B4 F4 PMA1_WA 35 RW 75 B5 F5 PMA2_WA 36 RW 76 B6 F6 PMA3_WA 37 RW 77 B7 CPU_F F7 RL PMA4_WA 38 RW 78 B8 F8	USB_CR1	30	#					B0			F0	
USBIO_CR2 33 RW 73 B3 F3 PMA0_WA 34 RW 74 B4 F4 PMA1_WA 35 RW 75 B5 F5 PMA2_WA 36 RW 76 B6 F6 PMA3_WA 37 RW 77 B7 CPU_F F7 RL PMA4_WA 38 RW 78 B8 F8								B1				
PMA0_WA 34 RW 74 B4 F4 PMA1_WA 35 RW 75 B5 F5 PMA2_WA 36 RW 76 B6 F6 PMA3_WA 37 RW 77 B7 CPU_F F7 RL PMA4_WA 38 RW 78 B8 F8		32						B2				
PMA1_WA 35 RW 75 B5 F5 PMA2_WA 36 RW 76 B6 F6 PMA3_WA 37 RW 77 B7 CPU_F F7 RL PMA4_WA 38 RW 78 B8 F8	USBIO_CR2	33	RW		73			B3				
PMA2_WA 36 RW 76 B6 F6 PMA3_WA 37 RW 77 B7 CPU_F F7 RL PMA4_WA 38 RW 78 B8 F8	PMA0_WA	34	RW					B4				
PMA3_WA 37 RW 77 B7 CPU_F F7 RL PMA4_WA 38 RW 78 B8 F8		35	RW		75			B5				
PMA4_WA 38 RW 78 B8 F8		36	RW		76			B6			F6	
		37	RW		77			B7		CPU_F		RL
PMA5 WA 39 RW 79 R0 F0	PMA4_WA							B8				
1 141/10_44/1 00 11/44	PMA5_WA	39	RW		79			B9			F9	

Gray fields are reserved; do not access these fields. # Access is bit specific.

Document Number: 001-12394 Rev. *D Page 13 of 26



Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PMA6_WA	3A	RW		7A			BA			FA	
PMA7_WA	3B	RW		7B			BB			FB	
PMA0_RA	3C	RW		7C			BC			FC	
PMA1_RA	3D	RW		7D			BD			FD	
PMA2_RA	3E	RW		7E			BE			FE	
PMA3_RA	3F	RW		7F			BF			FF	

Gray fields are reserved; do not access these fields. # Access is bit specific.



Electrical Specifications

This chapter presents the DC and AC electrical specifications of the enCoRe V USB devices. For the most up to date electrical specifications, verify that you have the most recent data sheet available by visiting the company web site at http://www.cypress.com

Figure 6. Voltage versus CPU Frequency





Figure 7. IMO Frequency Trim Options



The following table lists the units of measure that are used in this chapter.

Table 5. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
dB	decibels
fF	femto farad
Hz	hertz
KB	1024 bytes
Kbit	1024 bits
kHz	kilohertz
kΩ	kilohm
MHz	megahertz
MΩ	megaohm
μΑ	microampere
μF	microfarad
μН	microhenry
μS	microsecond
μV	microvolts
μVrms	microvolts root-mean-square
μW	microwatts
mA	milli-ampere
ms	milli-second
mV	milli-volts
nA	nanoampere
ns	nanosecond
nV	nanovolts
W	ohm
pA	picoampere
pF	picofarad
pp	peak-to-peak
ppm	parts per million
ps	picosecond
sps	samples per second
S	sigma: one standard deviation
V	volts



Electrical Characteristics

Absolute Maximum Ratings

Storage Temperature (T _{STG}) (4)	55°C to 125°C (Typical +25°C)
Supply Voltage Relative to Vss (Vdd)	0.5V to +6.0V
DC Input Voltage (V _{IO})	Vss - 0.5V to Vdd + 0.5V
DC Voltage Applied to Tri-state (V _{IOZ})	Vss - 0.5V to Vdd + 0.5V
Maximum Current into any Port Pin (I _{MIO})	25mA to +50mA
Electro Static Discharge Voltage (ESD) (5)	2000V
Latch-up Current (LU) (6)	
Operating Conditions	
Ambient Temperature (T _A)	0°C to 70°C
Operational Die Temperature (T ₁)(7)	0°C to 85°C

DC Electrical Characteristics

DC Chip-Level Specifications

Table 6 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 6. DC Chip-Level Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Vdd	Supply Voltage	See table titled DC POR and LVD Specifications on page 18.	3.0	_	5.5	V
I _{DD24}	Supply Current, IMO = 24 MHz	Conditions are Vdd = 3.0V, T _A = 25°C, CPU = 24 MHz, No USB/I2C/SPI.	_	_	2.15	mA
I _{DD12}	Supply Current, IMO = 12 MHz	Conditions are Vdd = 3.0V, T _A = 25°C, CPU = 12 MHz, No USB/I2C/SPI.	_	_	1.45	mA
I _{DD6}	Supply Current, IMO = 6 MHz	Conditions are Vdd = $3.0V$, $T_A = 25$ °C, CPU = 6 MHz, No USB/I2C/SPI.	_	_	1.1	mA
I _{SB0}	Deep Sleep Current	$Vdd = 3.0V$, $T_A = 25$ °C, IO regulator turned off.	-	0.1	-	μА
I _{SB1}	Standby Current with POR, LVD and Sleep Timer	$Vdd = 3.0V$, $T_A = 25$ °C, IO regulator turned off.	-	_	1.5	μΑ

Notes

 ^{4.} Higher storage temperatures reduce data retention time. Recommended Storage Temperature is +25°C ± 25°C. Extended duration storage temperatures above 85°C degrade reliability.

^{5.} Human Body Model ESD.

^{6.} Per JESD78 standard.

^{7.} The temperature rise from ambient to junction is package specific. See "Package Diagram" on page 22 for Thermal Impedances. The user must limit the power consumption to comply with this requirement.



Table 7. DC Characteristics - USB Interface

Symbol	Description	Conditions	Min	Тур	Max	Units
Rusbi	USB D+ pull up resistance	With idle bus	0.900	TBD	1.575	kΩ
Rusba	USB D+ pull up resistance	While receiving traffic	1.425	TBD	3.090	kΩ
Vohusb	Static Output High		2.8	TBD	3.6	V
Volusb	Static Output Low			TBD	0.3	V
Vdi	Differential Input Sensitivity		0.2	TBD		V
Vcm	Differential Input Common Mode Range		TBD	TBD	TBD	V
Vse	Single Ended Receiver Threshold		0.8	TBD	2.0	V
Cin	Transceiver Capacitance			TBD	50	pF
lio	Hi-Z State Data Line Leakage	On D+ or D- line	TBD	TBD	TBD	uA
Rps2	PS/2 Pull-up resistance		3	TBD	7	kΩ
Rext	External USB Series Resistor	In series with each USB pin	23	TBD	25	Ω

DC General Purpose IO Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0V to 5.5V and $0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 70^{\circ}\text{C}$. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 8. 3.0V and 5.5V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R _{PU}	Pull up resistor		4	5.6	8	kΩ
V _{OH1}	High Output Voltage Port 0, 2, or 3 Pins	OH \leq 10 μ A, Vdd \geq 3.0V, maximum of 10 mA source current in all IOs.	Vdd - 0.2	_	_	V
V _{OH2}	High Output Voltage Port 0, 2, or 3 Pins	OH = 1mA Vdd > 3.0, maximum of 20 mA source current in all IOs.	Vdd - 0.9	_	-	V
V _{OH3}	High Output Voltage Port 1 Pins with LDO Regulator Disabled	OH < 10 µA, Vdd > 3.0V, maximum of 10 mA source current in all IOs.	Vdd - 0.2	_	-	V
V _{OH4}	High Output Voltage Port 1 Pins with LDO Regulator Disabled	OH = 5mA, Vdd > 3.0V, maximum of 20 mA source current in all IOs.	Vdd - 0.9	_	-	V
V _{OH5}	High Output Voltage Port 1 Pins with LDO Regulator Enabled	OH < 10μA, Vdd > 3.1V, maximum of 4 IOs all sourcing 5 mA.	2.85	3.0	3.15	V
V _{OH6}	High Output Voltage Port 1 Pins with LDO Regulator Enabled	OH = 5 mA, Vdd > 3.1V, maximum of 20 mA source current in all IOs.	2.2	_	-	V
V _{OL}	Low Output Voltage	OL = 20mA, Vdd > 3.3V, maximum of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[5]).	-	-	0.75	V
V_{IL}	Input Low Voltage	Vdd = 3.3 to 5.5.	_	_	0.8	V
V _{IH}	Input High Voltage	Vdd = 3.3 to 5.5.	2.0	_		V
V_{H}	Input Hysteresis Voltage		50	60	200	mV
I _{IL}	Input Leakage (Absolute Value)		_	1	25	nA
C _{IN}	Capacitive Load on Pins as Input	Package and pin dependent. Temp = 25°C.	0.5	1.7	5	pF
C _{OUT}	Capacitive Load on Pins as Output	Package and pin dependent. Temp = 25°C.	0.5	1.7	5	pF



DC POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 9. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units
V _{PPOR}	Vdd Value for PPOR Trip PORLEV[1:0] = 10b, HPOR = 1	_	2.82	2.95	V
VLVD0 VLVD1 VLVD2 VLVD3 VLVD4 VLVD5 VLVD6 VLVD7	Vdd Value for LVD Trip VM[2:0] = 000b VM[2:0] = 001b M[2:0] = 010b ⁽⁸⁾ VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 101b VM[2:0] = 111b	- 2.85 2.95 3.06 - - 4.62	- 2.92 3.02 3.13 - - 4.73	- 2.99 3.09 3.20 - - 4.83	- V V V - - V

DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 10.DC Programming Specifications

Symbol	Description	Min	Тур	Max	Units
Vdd _{IWRITE}	Supply Voltage for Flash Write Operations	3.0	_	-	V
I _{DDP}	Supply Current During Programming or Verify	_	5	25	mA
V _{ILP}	Input Low Voltage During Programming or Verify	_	_	V _{IL}	V
V _{IHP}	Input High Voltage During Programming or Verify	V _{IH}	_	-	V
	Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify ⁽⁹⁾	-	-	0.2	mA
I _{IHP}	Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify ⁽¹⁰⁾	-	-	1.5	mA
V _{OLV}	Output Low Voltage During Programming or Verify	_	_	Vss + 0.75	V
V _{OHV}	Output High Voltage During Programming or Verify	Vdd - 1.0	_	Vdd	V
Flash _{ENPB}	Flash Write Endurance ⁽¹¹⁾	50,000	_	-	Cycles
Flash _{DR}	Flash Data Retention ⁽¹²⁾	10	20	-	Years

^{8.} Always greater than 50 mV above V_{PPOR} (PORLEV = 10) for falling supply.
9. Driving internal pull down resistor.
10. Driving internal pull down resistor.

^{11.} Erase/write cycles per block.

^{12.} Following maximum Flash write cycles.



AC Electrical Characteristics

AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 11.AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units
F _{MAX}	Maximum Operating Frequency ⁽¹³⁾	24	_	_	MHz
F _{CPU}	Maximum Processing Frequency ⁽¹⁴⁾	24	_	-	MHz
F _{32K1}	Internal Low Speed Oscillator Frequency	30.4	32	33.6	kHz
F _{IMO24}	Internal Main Oscillator Stability for 24 MHz ± 5% ⁽¹⁵⁾	22.8	24	25.2	MHz
F _{IMO12}	Internal Main Oscillator Stability for 12 MHz ⁽¹⁶⁾	11.4	12	12.6	MHz
F _{IMO6}	Internal Main Oscillator Stability for 6 MHz ⁽¹⁷⁾	5.7	6.0	6.3	MHz
DC _{IMO}	Duty Cycle of IMO	40	50	60	%
T _{RAMP}	Supply Ramp Time	0	-	_	μS

Table 12.AC Characteristics – USB Data Timings

Symbol	Description	Conditions	Min	Тур	Max	Units
Tdrate	Full-speed data rate	Average bit rate	12-0.25%	12	12 + 0.25	MHz
Tdjr1	Receiver data jitter tolerance	To next transition	-8	TBD	8	ns
Tdjr2	Receiver data jitter tolerance	To pair transition	-5	TBD	5	ns
Tudj1	Driver differential jitter	To next transition	-3.5	TBD	3.5	ns
Tudj2	Driver differential jitter	To pair transition	-4.0	TBD	4.0	ns
Tfdeop	Source jitter for differntial transition	To SE0 transition	-2	TBD	5	ns
Tfeopt	Source SE0 interval of EOP		160	TBD	175	ns
Tfeopr	Receiver SE0 interval of EOP		82	TBD		ns
Tfst	Width of SE0 interval during differential transition			TBD	14	ns

Table 13.AC Characteristics - USB Driver

Symbol	Description	Conditions	Min	Тур	Max	Units
Tr	Transition rise time	50 pF	4	TBD	20	ns
Tf	Transition fall time	50 pF	4	TBD	20	ns
TR	Rise/fall time matching		90.00	TBD	111.11	%
Vcrs	Output signal crossover voltage		1.3	TBD	2.0	V

Notes

13. Vdd = 3.0V and T_J = 85°C, digital clocking functions. 14. Vdd = 3.0V and T_J = 85°C, CPU speed. 15. Trimmed for 3.3V operation using factory trim values.

16. Trimmed for 3.3V operation using factory trim values.

17. Trimmed for 3.3V operation using factory trim values.




AC General Purpose IO Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 14.AC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{GPIO}	GPIO Operating Frequency	Normal Strong Mode, Port 1	0	_	12	MHz
TRise023	Rise Time, Strong Mode Ports 0, 2, 3	Vdd = 3.3 to 5.5V, 10% - 90%	15	_	80	ns
TRise1	Rise Time, Strong Mode Port 1	Vdd = 3.3 to 5.5V, 10% - 90%	7	-	50	ns
TFall	Fall Time, Strong Mode All Ports	Vdd = 3.3 to 5.5V, 10% - 90%	7	-	50	ns

Figure 8. GPIO Timing Diagram



AC External Clock Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 15.AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units
F _{OSCEXT}	Frequency	0.750	_	25.2	MHz
_	High Period	20.6	-	5300	ns
_	Low Period	20.6	-	_	ns
_	Power Up IMO to Switch	150	-	-	μS



AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 16.AC Programming Specifications

Symbol	Description		Тур	Max	Units
T _{RSCLK}	Rise Time of SCLK	1	_	20	ns
T _{FSCLK}	Fall Time of SCLK	1	_	20	ns
T _{SSCLK}	Data Set up Time to Falling Edge of SCLK	40	_	_	ns
T _{HSCLK}	Data Hold Time from Falling Edge of SCLK		_	_	ns
F _{SCLK}	Frequency of SCLK	0	_	8	MHz
T _{ERASEB}	Flash Erase Time (Block)	_	_	18	ms
T _{WRITE}	Flash Block Write Time	_	_	25	ms
T _{DSCLK}	Data Out Delay from Falling Edge of SCLK	-	_	45	ns
T _{DSCLK3}	Data Out Delay from Falling Edge of SCLK	_	_	50	ns
T _{DSCLK2}	Data Out Delay from Falling Edge of SCLK	_	_	70	ns

AC SPI Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 17.AC SPI Specifications

Symbol	Description	Min	Тур	Max	Units
F _{SPIM}	Maximum Input Clock Frequency Selection, Master ⁽¹⁸⁾	-	_	8.2	MHz
F _{SPIS}	Maximum Input Clock Frequency Selection, Slave	-	_	4.1	MHz
T _{SS}	Width of SS_ Negated Between Transmissions	50	ı	ı	ns

AC I²C Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 18.AC Characteristics of the I²C SDA and SCL Pins

Symbol	Description	Standard Mode		Fast Mode		Units	
Symbol	Description	Min	Max	Min	Max	Units	
F _{SCLI2C}	SCL Clock Frequency	0	100	0	400	kHz	
T _{HDSTAI2C}	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	_	0.6	_	μS	
T _{LOWI2C}	LOW Period of the SCL Clock		_	1.3	_	μS	
T _{HIGHI2C}	HIGH Period of the SCL Clock		_	0.6	_	μS	
T _{SUSTAI2C}	Set-up Time for a Repeated START Condition		_	0.6	_	μS	
T _{HDDATI2C}	Data Hold Time		_	0	_	μS	
T _{SUDATI2C}	Data Set-up Time		_	100 ⁽¹⁹⁾	_	ns	
T _{SUSTOI2C}	Set-up Time for STOP Condition		_	0.6	_	μS	
T _{BUFI2C}	Bus Free Time Between a STOP and START Condition		_	1.3	_	μS	
T _{SPI2C}	Pulse Width of spikes are suppressed by the input filter.		_	0	50	ns	


Notes

^{18.} Output clock frequency is half of input clock rate.

^{19.} A Fast mode I2C-bus device can be used in a standard mode I2C-bus system, but the requirement t_{SU:DAT} ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SU:DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.



Figure 9. Definition for Timing for Fast/Standard Mode on the I²C Bus



Package Diagram

This chapter illustrates the packaging specifications for the enCoRe V USB device, along with the thermal impedances for each package.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the enCoRe V emulation tools and their dimensions, refer to the development kit.

Packaging Dimensions

Figure 10. 16-Lead (3x3 x 0.6 mm) QFN






Figure 11. 32-Lead (5x5 x 0.6 mm) QFN







Figure 12. 48-Lead (7x7 mm) QFN



NOTES:

- 1. XX HATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 0.13g
- 4. ALL DIMENSIONS ARE IN MM [MIN/MAX]
- 5. PACKAGE CODE

PART#	DESCRIPTION
LF48A	STANDARD
LY48A	LEAD FREE

001-12919 *A



Thermal Impedances

Table 19.Thermal Impedances per Package

Package	Typical θ _{JA} *
16 QFN	46 °C/W
32 QFN**	14.5 °C/W
48 QFN**	28 °C/W

Solder Reflow Peak Temperature

Following is the minimum solder reflow peak temperature to achieve good solderability.

Table 20.Solder Reflow Peak Temperature

Package	Minimum Peak Temperature*	Maximum Peak Temperature		
16 QFN	240°C	260°C		
32 QFN	240°C	260°C		
48 QFN 240°C		260°C		

^{*}Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 \pm 5°C with Sn-Pb or 245 \pm 5°C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.

Ordering Information

Ordering Code	Package Information	Flash	SRAM	No. of GPIOs	Target Applications
CY7C64315-16LKXC	16-lead QFN (3x3x0.6mm)	16K	1K	11	Mid-tier FS USB dongle, RC-host module
CY7C64316-16LKXC	16-lead QFN (3x3x0.6mm)	32K	2K	11	Hi-end FS USB dongle, RC-host module
CY7C64345-32LKXC	32-lead QFN (5x5x0.6mm)	16K	1K	25	Full-speed USB mouse
CY7C64355-48LFXC	48-lead QFN (7x7x1.0mm)	16K	1K	36	Full-speed USB keyboard
CY7C64356-48LFXC	48-lead QFN (7x7x1.0mm)	32K	2K	36	Hi-End FS USB keyboard

 $^{^{\}star}$ T_J = T_A + Power x θ_{JA} ** To achieve the thermal impedance specified for the ** package, solder the center thermal pad to the PCB ground plane.



Document History Page

Document Title: CY7C6431X, CY7C64345, CY7C6435X ENCORE TM V FULL-SPEED USB CONTROLLER Document Number: 001-12394						
REV.	ECN.	Orig. of Change	Description of Change			
**	626256	TYJ	New data sheet.			
*A	735718	TYJ/ARI	Filled in TBDs, added new block diagram, and corrected some values. Part numbers updated as per new specifications.			
*B	1120404	ARI	Corrected the block diagram and Figure 3, which is the 16-pin enCoRe V device. Corrected the description to pin 29 on Table 2, the Typ/Max values for I _{SB0} on the DC chip-level specifications, the current value for the latch-up current in the Electrical Characteristics section, and corrected the 16 QFN package information in the Thermal Impedance table. Corrected some of the bulleted items on the first page. Added DC Characteristics—USB Interface table. Added AC Characteristics—USB Data Timings table. Added AC Characteristics—USB Driver table. Corrected Flash Write Endurance minimum value in the DC Programming Specifications table. Corrected the Flash Erase Time max value and the Flash Block Write Time max value in the AC Programming Specifications table. Implemented new latest template. Include paramters: Vcrs, Rpu (USB, active), Rpu (USB suspend), Tfdeop, Tfeopr2, Tfeopt, Tfst. Added register map tables. Corrected a value in the DC Chip-Level Specifications table.			
*C	1241024	TYJ/ARI	Corrected Idd values in Table 6 - DC Chip-Level Specifications.			
*D	1639963	AESA	Post to www.cypress.com			

© Cypress Semiconductor Corporation, 2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-12394 Rev. *D

Revised October 17, 2007

Page 26 of 26