## SEMICONDUCTOR TM

October 1987 Revised May 2002

# MM74C90 • MM74C93 4-Bit Decade Counter • 4-Bit Binary Counter

## **General Description**

The MM74C90 decade counter and the MM74C93 binary counter and complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors. The 4-bit decade counter can reset to zero or preset to nine by applying appropriate logic level on the R<sub>01</sub>, R<sub>02</sub>, R<sub>91</sub> and R<sub>92</sub> inputs. Also, a separate flip-flop on the A-bit enables the user to operate it as a divide-by-2, 5 or 10 frequency counter. The 4-bit binary counter can be reset to zero by applying high logic level on inputs R<sub>01</sub> and R<sub>02</sub>, and a separate flip-flop on the A-bit enables the user to operate it as a divide-by-2, -8, or -16 divider. Counting occurs on the negative going edge of the input pulse. All inputs are protected against static discharge damage.


## Features


- Wide supply voltage range: 3V to 15V
- Guaranteed noise margin: 1V
- High noise immunity: 0.45 V<sub>CC</sub> (typ.)
  Low power compatibility:
- Fan out of 2 TTL driving 74L
- The MM74C93 follows the MM74L93 Pinout

## **Ordering Code:**

Order Number	Package Number	Package Description
MM74C90N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
MM74C93N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

## **Connection Diagrams**






### © 2002 Fairchild Semiconductor Corporation DS005889

www.fairchildsemi.com

14A 14-Lead Plastic Dua

# MM74C90 • MM74C93



# **Truth Tables**

Count	Output				
	QD	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>	
0	L	L	L	L	
1	L	L	L	н	
2	L	L	н	L	
3	L	L	н	н	
4	L	н	L	L	
5	L	н	L	н	
6	L	н	н	L	
7	L	н	н	н	
8	н	L	L	L	
9	н	L	L	н	

Cutput Q<sub>A</sub> is connected to Input B for BCD count. H = HIGH Level L = LOW Level X = Irrelevant

MM74C93 4-Bit Binary Counter Binary Count Sequence

Count	Output				
	Q <sub>D</sub>	Q <sub>C</sub>	QB	Q <sub>A</sub>	
0	L	L	L	L	
1	L	L	L	Н	
2	L	L	н	L	
3	L	L	н	Н	
4	L	н	L	L	
5	L	н	L	Н	
6	L	н	н	L	
7	L	н	н	Н	
8	н	L	L	L	
9	н	L	L	Н	
10	н	L	н	L	
11	н	L	н	Н	
12	н	н	L	L	
13	н	н	L	Н	
14	н	н	н	L	
15	н	н	н	н	

Output  $Q_A$  is connected to input B for binary count sequence. H = HIGH Level L = LOW Level X = Irrelevant

# **Function Tables**

Reset Inputs			Output					
R <sub>01</sub>	R <sub>02</sub>	R <sub>91</sub>	R <sub>92</sub>	QD	QC	QB	Q <sub>A</sub>	
Н	Н	L	Х	L	L	L	L	
н	н	Х	L	L	L	L	L	
Х	Х	н	н	н	L	L	н	
Х	L	Х	L	Count				
L	х	L	х	Count				
L	х	х	L	Count				
Х	L	L	х		Co	unt		

Reset Inputs		Output			
R <sub>01</sub>	R <sub>02</sub>	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
Н	Н	L	L	L	L
L	Х		Co	unt	
х	L		Co	unt	

MM74C90 • MM74C93

www.fairchildsemi.com

# Absolute Maximum Ratings(Note 1)

Voltage at Any Pin (Note 1)	–0.3V to V <sub>CC</sub> +0.3V
Operating Temperature Range (T <sub>A</sub> )	
MM74C90, MM74C93	$-55^{\circ}C$ to $+125^{\circ}C$
Power Dissipation (P <sub>D</sub> )	
Dual-In-Line	700 mW
Small Outline	500 mW
Operating V <sub>CC</sub> Range	3V to 15V
Absolute Maximum V <sub>CC</sub>	18V
Storage Temperature Range (T <sub>S</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Lead Temperature (T <sub>L</sub> )	
(Soldering, 10 seconds)	260°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range", they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

# **DC Electrical Characteristics**

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
CMOS TO	CMOS	<b>I</b>					
V <sub>IN(1)</sub>	Logical "1" Input Voltage	$V_{CC} = 5V$	3.5			V	
		$V_{CC} = 10V$	8.0			v	
/ <sub>IN(0)</sub>	Logical "0" Input Voltage	$V_{CC} = 5V$			1.5	V	
		$V_{CC} = 10V$			2.0	v	
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_{CC} = 5V, I_{O} = -10 \ \mu A$	4.5			V	
		$V_{CC}=10V,\ I_{O}=-10\ \mu A$	9.0			v	
/OUT(0)	Logical "0" Output Voltage	$V_{CC} = 5V$ , $I_{O} = +10 \ \mu A$			0.5	V	
		$V_{CC} = 10V, \ I_O = +10 \ \mu A$			1.0	v	
IN(1)	Logical "1" Input Current	$V_{CC} = 15V, V_{IN} = 15V$		0.005	1.0	μA	
IN(0)	Logical "0" Input Current	$V_{CC} = 15V, V_{IN} = 0V$	-1.0	-0.005		μA	
СС	Supply Current	$V_{CC} = 15V$		0.05	300	μA	
CMOS/LP1	TL INTERFACE						
/ <sub>IN(1)</sub>	Logical "1" Input Voltage						
	MM74C90, MM74C93	$V_{CC} = 4.75V$	V <sub>CC</sub> -1.5			V	
√ <sub>IN(0)</sub>	Logical "0" Input Voltage						
	MM74C90, MM74C93	$V_{CC} = 4.75V$			0.8	V	
/ <sub>OUT(1)</sub>	Logical "1" Output Voltage						
	MM74C90, MM74C93	$V_{CC}=4.75V,\ I_O=-360\ \mu A$	2.4			V	
OUT(0)	Logical "0" Output Voltage						
	MM74C90, MM74C93	$V_{CC}=4.75V,\ I_O=-360\ \mu A$			0.4	V	
DUTPUT D	RIVE (See Family Characteristics	Data Sheet) (Short Circuit Current)					
SOURCE	Output Source Current	$V_{CC} = 5V, V_{OUT} = 0V$	-1.75	-3.3		mA	
	(P-Channel)	$T_A = 25^{\circ}C$	-1.75	-5.5		ША	
SOURCE	Output Source Current	$V_{CC} = 10V, V_{OUT} = 0V$	-8.0	-15		mA	
	(P-Channel)	$T_A = 25^{\circ}C$	-0.0	-15		ША	
SINK	Output Sink Current	$V_{CC} = 5V$ , $V_{OUT} = V_{CC}$	1.75	3.6		mA	
	(N-Channel)	$T_A = 25^{\circ}C$	1.75	5.0		IIIA	
SINK	Output Sink Current	$V_{CC} = 10V$ , $V_{OUT} = V_{CC}$	8.0	16		mA	
	(N-Channel)	$T_A = 25^{\circ}C$	0.0	10		IIIA	


0	Beneritan	Conditions	Min	True	Max	Units	
Symbol	Parameter		WIIN	Тур		Units	
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time	$V_{CC} = 5V$		200	400	ns	
	from A <sub>IN</sub> to Q <sub>A</sub>	$V_{CC} = 10$		80	150		
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time from	$V_{CC} = 5V$		450	850 300	ns	
	A <sub>IN</sub> to Q <sub>B</sub> (MM74C93)	$V_{CC} = 10V$ $V_{CC} = 5V$		160 450	800	<b> </b>	
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time from	00				ns	
	A <sub>IN</sub> to Q <sub>B</sub> (MM74C90)	$V_{CC} = 10V$		160	300		
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time	$V_{CC} = 5V$		500	1050	ns	
	from A <sub>IN</sub> to Q <sub>C</sub> (MM74C93)	$V_{CC} = 10$		200	400		
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time from	$V_{CC} = 5V$		500	1000	ns	
	A <sub>IN</sub> to Q <sub>C</sub> (MM74C93)	$V_{CC} = 10V$		200	400		
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time from	$V_{CC} = 5V$		600	1200	ns	
	A <sub>IN</sub> to Q <sub>D</sub> (MM74C93)	$V_{CC} = 10V$		250	500		
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time from	$V_{CC} = 5V$		450	800	ns	
	A <sub>IN</sub> to Q <sub>D</sub> (MM74C90)	$V_{CC} = 10V$		160	300		
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time from	$V_{CC} = 5V$		150	300	ns	
	$R_{01}$ or $R_{02}$ to $Q_A$ , $Q_B$ , $Q_C$ or $Q_D$	$V_{CC} = 10V$		75	150		
	(MM74C93)						
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time from	$V_{CC} = 5V$		200	400	ns	
	$R_{01}$ or $R_{02}$ to $Q_A$ , $Q_B$ , $Q_C$ or $Q_D$	$V_{CC} = 10V$		75	150		
	(MM74C90)						
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time from	$V_{CC} = 5V$		250	500	ns	
	$R_{91}$ or $R_{92}$ to $Q_A$ or $Q_D$	$V_{CC} = 10V$		100	200		
	(MM74C90)						
t <sub>PW</sub>	Min. R <sub>01</sub> or R <sub>02</sub> Pulse Width	$V_{CC} = 5V$	600	250		ns	
	(MM74C93)	V <sub>CC</sub> = 10V	30	125			
t <sub>PW</sub>	Min. R <sub>01</sub> or R <sub>02</sub> Pulse Width	$V_{CC} = 5V$	600	250		ns	
	(MM74C90)	$V_{CC} = 10V$	300	125			
t <sub>PW</sub>	Min. R <sub>91</sub> or R <sub>92</sub> Pulse Width	$V_{CC} = 5V$	500	200		ns	
	(MM74C90)	V <sub>CC</sub> = 10V	250	100			
t <sub>r</sub> , t <sub>f</sub>	Maximum Clock Rise	$V_{CC} = 10V$			15	μs	
	and Fall Time	$V_{CC} = 10V$			5		
t <sub>W</sub>	Minimum Clock Pulse Width	$V_{CC} = 5V$	250	100		ns	
		$V_{CC} = 10V$	100	50			
f <sub>MAX</sub>	Maximum Clock Frequency	$V_{CC} = 5V$	2			MHz	
		$V_{CC} = 10V$	5				
C <sub>IN</sub>	Input Capacitance	Any Input (Note 3)		5		pF	
C <sub>PD</sub>	Power Dissipation Capacitance	Per Package (Note 4)		45		pF	

Note 2: AC Parameters are guaranteed by DC correlated testing.

Note 3: Capacitance is guaranteed by periodic testing.


Note 4: CPD determines the no load ac power consumption of any CMOS device. For complete explanation see Family Characteristics application note-AN-90.

# www.fairchildsemi.com



www.fairchildsemi.com

6



This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.