


Specifications

Parameter	Unit	Minimum	Typical	Maximum
Center Frequency	MHz	70.984	71	71.016
Insertion Loss	dB	-	15.4	18
At $f_0 \pm 0.2\text{MHz}$	dB	8	8.3	-
At $f_0 \pm 0.4\text{MHz}$	dB	45	48	-
At $f_0 \pm 0.6\text{MHz}$	dB	55	58	-
Out of $f_0 \pm 0.6\text{MHz}$	dB	52	54	-
Passband Variation	dB	-	0.1	0.5
Absolute Delay	usec	-	3.71	-
Group Delay Variation($f_0 \pm 0.1\text{MHz}$)	nsec	-	280	300
Phase linearity($f_0 \pm 0.1\text{MHz}$)	deg	-	5	-
Material Temperature coefficient	KHz/°C	0.071		
Ambient Temperature	°C	25		
Package Size	DIP3616(36x16x5mm3)			

Notes:

1. All specifications are based on the test circuit shown
2. In production, devices will be tested at room temperature to a guardbanded specification to ensure electrical compliance over temperature
3. Electrical margin has been built into the design to account for the variations due to temperature drift and manufacturing tolerances
4. This is the optimum impedance in order to achieve the performance show

Matching Configuration



Source/Load Impedance=50 ohm


Notes - Component values may change depending on board layout.



SIPAT Co., Ltd.
(CETC No. 26 Research Institute)
Nanping Huayuan Road No. 14
Chongqing, China, 400060

Part Number	UE71-0.2		
Rev. Date	2005-9-29		
Rev.	1.0	Page 1/3	

Package Dimension



Input:3
Output:4




SIPAT Co., Ltd.
(CETC No. 26 Research Institute)
Nanping Huayuan Road No. 14
Chongqing, China, 400060


Part Number	UE71-0.2	
Rev. Date	2005-9-29	
Rev.	1.0	Page 2/3

Typical Performance


Frequency Response




Passband Response




Group Delay Variation($f_0 \pm 0.1\text{MHz}$)




Phase Linearity($f_0 \pm 0.1\text{MHz}$)



Smith Chart S11



Smith Chart S22



SIPAT Co., Ltd.
(CETC No. 26 Research Institute)
Nanping Huayuan Road No. 14
Chongqing, China, 400060

Part Number	UE71-0.2	
Rev. Date	2005-9-29	
Rev.	1.0	Page 3/3