

RD74LVC2G125

Dual Bus Buffer with 3–state Output

REJ03D0753–0100

Rev.1.00

Jul 26, 2006

Description

The RD74LVC2G125 has dual bus buffer with 3–state output in an 8-pin package. Low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook computers), and the low power consumption extends the battery life.


Features

- The basic gate function is lined up as renesas uni logic series.
- Supply voltage range: 1.65 to 5.5 V
- Operating temperature range: –40 to +85°C
- All inputs: $V_{IH}(\text{Max.}) = 5.5 \text{ V}$ (@ $V_{CC} = 0 \text{ V}$ to 5.5 V)
- All outputs: $V_O(\text{Max.}) = 5.5 \text{ V}$ (@ $V_{CC} = 0 \text{ V}$)
- Output current:
 - $\pm 4 \text{ mA}$ (@ $V_{CC} = 1.65 \text{ V}$)
 - $\pm 8 \text{ mA}$ (@ $V_{CC} = 2.3 \text{ V}$)
 - $\pm 24 \text{ mA}$ (@ $V_{CC} = 3.0 \text{ V}$)
 - $\pm 32 \text{ mA}$ (@ $V_{CC} = 4.5 \text{ V}$)

- Ordering Information

Part Name	Package Type	Package Code (Previous Code)	Package Abbreviation	Taping Abbreviation (Quantity)
RD74LVC2G125WPE	WCSP–8 pin	SXBG0008LA–A (TBS–8BV)	WP	E (3,000 pcs/reel)

Article Indication




Function Table


Inputs		Output Y
\overline{OE}	A	
L	H	H
L	L	L
H	X	Z

H: High level
 L: Low level
 X: Immaterial
 Z: High impedance

Pin Arrangement



Logic Diagram



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Test Conditions
Supply voltage range	V_{CC}	-0.5 to 6.5	V	
Input voltage range ^{*1}	V_I	-0.5 to 6.5	V	
Output voltage range ^{*1, 2}	V_O	-0.5 to $V_{CC} + 0.5$	V	Output : H or L
		-0.5 to 6.5		V_{CC} : OFF or Output "Z"
Input clamp current	I_{IK}	-50	mA	$V_I < 0$
Output clamp current	I_{OK}	-50	mA	$V_O < 0$
Continuous output current	I_O	± 50	mA	$V_O = 0$ to V_{CC}
Continuous current through V_{CC} or GND	I_{CC} or I_{GND}	± 100	mA	
Package Thermal impedance	θ_{ja}	140	$^{\circ}\text{C}/\text{W}$	WP
Storage temperature	T_{stg}	-65 to 150	$^{\circ}\text{C}$	

Notes: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore no two of which may be realized at the same time.

- The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- This value is limited to 5.5 V maximum.

Recommended Operating Conditions

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage range	V_{CC}	1.65	5.5	V	
Input voltage range	V_I	0	5.5	V	
Output voltage range	V_O	0	V_{CC}	V	
Output current	I_{OL}	—	4	mA	$V_{CC} = 1.65\text{ V}$
		—	8		$V_{CC} = 2.3\text{ V}$
		—	16		$V_{CC} = 3.0\text{ V}$
		—	24		$V_{CC} = 4.5\text{ V}$
		—	32		$V_{CC} = 4.5\text{ V}$
	I_{OH}	—	-4		$V_{CC} = 1.65\text{ V}$
		—	-8		$V_{CC} = 2.3\text{ V}$
		—	-16		$V_{CC} = 3.0\text{ V}$
		—	-24		$V_{CC} = 4.5\text{ V}$
		—	-32		$V_{CC} = 4.5\text{ V}$
Input transition rise or fall rate	$\Delta t / \Delta v$	0	20	ns / V	$V_{CC} = 1.65$ to 1.95 V , 2.3 to 2.7 V
		0	10		$V_{CC} = 3.0$ to 3.6 V
		0	5		$V_{CC} = 4.5$ to 5.5 V
Operating free-air temperature	T_a	-40	85	$^{\circ}\text{C}$	

Note: Unused or floating inputs must be held high or low.

Electrical Characteristics

Ta = -40 to 85°C

Item	Symbol	V _{CC} (V)	Min	Typ	Max	Unit	Test condition
Input voltage	V _{IH}	1.65 to 1.95	V _{CC} ×0.65	—	—	V	
		2.3 to 2.7	1.7	—	—		
		3.0 to 3.6	2.0	—	—		
		4.5 to 5.5	V _{CC} ×0.7	—	—		
	V _{IL}	1.65 to 1.95	—	—	V _{CC} ×0.35		
		2.3 to 2.7	—	—	0.7		
		3.0 to 3.6	—	—	0.8		
		4.5 to 5.5	—	—	V _{CC} ×0.3		
Output voltage	V _{OH}	Min to Max	V _{CC} -0.1	—	—	V	I _{OH} = -100 μA
		1.65	1.2	—	—		I _{OH} = -4 mA
		2.3	1.9	—	—		I _{OH} = -8 mA
		3.0	2.4	—	—		I _{OH} = -16 mA
			2.3	—	—		I _{OH} = -24 mA
		4.5	3.8	—	—		I _{OH} = -32 mA
	V _{OL}	Min to Max	—	—	0.1		I _{OL} = 100 μA
		1.65	—	—	0.45		I _{OL} = 4 mA
		2.3	—	—	0.3		I _{OL} = 8 mA
		3.0	—	—	0.4		I _{OL} = 16 mA
			—	—	0.55		I _{OL} = 24 mA
		4.5	—	—	0.55		I _{OL} = 32 mA
Input current	I _{IN}	0 to 5.5	—	—	±5	μA	V _{IN} = 5.5 V or GND
Off state Output current	I _{OZ}	5.5	—	—	10	μA	V _O = 5.5 V or GND
Quiescent supply current	I _{CC}	1.65 to 5.5	—	—	10	μA	V _{IN} = V _{CC} or GND, I _O = 0
	ΔI _{CC}	3 to 5.5	—	—	500		One input at V _{CC} -0.6 V, Other input at V _{CC} or GND
Output leakage current	I _{OFF}	0	—	—	±10	μA	V _{IN} or V _O = 0 to 5.5 V
Input capacitance	C _{IN}	3.3	—	3.5	—	pF	V _{IN} = V _{CC} or GND

Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.

Switching Characteristics

 $V_{CC} = 1.8 \pm 0.15 \text{ V}$

Item	Symbol	Ta = -40 to 85°C		Unit	Test Conditions	FROM (Input)	TO (Output)
		Min	Max				
Propagation delay time	t _{PLH} t _{PHL}	2.8	8.0	ns	C _L = 30 pF, R _L = 1.0 kΩ	A	Y
Output enable time	t _{ZH} t _{ZL}	3.3	9.4	ns		$\overline{\text{OE}}$	Y
Output disable time	t _{HZ} t _{LZ}	1.3	9.2	ns		$\overline{\text{OE}}$	Y

 $V_{CC} = 2.5 \pm 0.2 \text{ V}$

Item	Symbol	Ta = -40 to 85°C		Unit	Test Conditions	FROM (Input)	TO (Output)
		Min	Max				
Propagation delay time	t _{PLH} t _{PHL}	1.2	5.5	ns	C _L = 30 pF, R _L = 500 Ω	A	Y
Output enable time	t _{ZH} t _{ZL}	1.5	6.6	ns		$\overline{\text{OE}}$	Y
Output disable time	t _{HZ} t _{LZ}	1.0	5.0	ns		$\overline{\text{OE}}$	Y

 $V_{CC} = 3.3 \pm 0.3 \text{ V}$

Item	Symbol	Ta = -40 to 85°C		Unit	Test Conditions	FROM (Input)	TO (Output)
		Min	Max				
Propagation delay time	t _{PLH} t _{PHL}	1.0	4.5	ns	C _L = 50 pF, R _L = 500 Ω	A	Y
Output enable time	t _{ZH} t _{ZL}	1.0	5.3	ns		$\overline{\text{OE}}$	Y
Output disable time	t _{HZ} t _{LZ}	1.0	5.0	ns		$\overline{\text{OE}}$	Y


 $V_{CC} = 5.0 \pm 0.5 \text{ V}$

Item	Symbol	Ta = -40 to 85°C		Unit	Test Conditions	FROM (Input)	TO (Output)
		Min	Max				
Propagation delay time	t _{PLH} t _{PHL}	1.0	4.0	ns	C _L = 50 pF, R _L = 500 Ω	A	Y
Output enable time	t _{ZH} t _{ZL}	1.0	5.0	ns		$\overline{\text{OE}}$	Y
Output disable time	t _{HZ} t _{LZ}	1.0	4.2	ns		$\overline{\text{OE}}$	Y

Operating Characteristics


Item	Symbol	V _{CC} (V)	Ta = 25°C			Unit	Test Conditions
			Min	Typ	Max		
Power dissipation capacitance	C _{PD}	1.8	—	19	—	pF	f = 10 MHz
		2.5	—	19	—		
		3.3	—	20	—		
		5.0	—	22	—		

Test Circuit




TEST	S1
t_{PLH} / t_{PHL}	OPEN
t_{ZH} / t_{HZ}	GND
t_{ZL} / t_{LZ}	VTT

V_{CC} (V)	Input		V_{ref}	VTT	C_L	R_L	ΔV
	V_I	t_r / t_f					
1.8 ± 0.15	V_{CC}	≤ 2 ns	$V_{CC} / 2$	$2 \times V_{CC}$	30 pF	1.0 k Ω	0.15 V
2.5 ± 0.2	V_{CC}	≤ 2 ns	$V_{CC} / 2$	$2 \times V_{CC}$	30 pF	500 Ω	0.15 V
3.3 ± 0.3	V_{CC}	≤ 2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5.0 ± 0.5	V_{CC}	≤ 2.5 ns	$V_{CC} / 2$	$2 \times V_{CC}$	50 pF	500 Ω	0.3 V



- Notes:
- C_L includes probe and jig capacitance.
 - Waveform-A is for an output with internal conditions such that the output is low except when disabled by the output control.
 - Waveform-B is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics:
 $PRR \leq 10$ MHz, $Z_o = 50 \Omega$.
 - The output are measured one at a time with one transition per measurement.

Package Dimensions



Not recommend for new design

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
-



RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.

Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: <603> 7955-9390, Fax: <603> 7955-9510