HIGH RELIABILITY DC-DC CONVERTER

16-70V	16-80V	28V	4.0A	91% @ 2A / 88% @ 4A
Continuous Input	Transient Input	Output	Output 🧹	Efficiency

Full Power Operation: -55°C to +125°C

The MilQor[®] series of high-reliability DC-DC converters brings SynQor's field proven high-efficiency synchronous rectifier technology to the Military/Aerospace industry. SynQor's innovative QorSeal[™] packaging approach ensures survivability in the most hostile environments. Compatible with the industry standard format, these converters operate at a fixed frequency, have no opto-isolators, and follow conservative component derating guidelines. They are designed and manufactured to comply with a wide range of military standards.

Design Process

MQFL series converters are:

- Designed for reliability per NAVSO-P3641-A guidelines
- Designed with components derated per: — MIL-HDBK-1547A — NAVSO P-3641A

Qualification Process

MQFL series converters are qualified to:

- MIL-STD-810F – consistent with RTCA/D0-160E
- SynQor's First Article Qualification consistent with MIL-STD-883F
- SynQor's Long-Term Storage Survivability Qualification
- SynQor's on-going life test

In-Line Manufacturing Process

- AS9100 and ISO 9001:2000 certified facility
- Full component traceability
- Temperature cycling
- Constant acceleration
- 24, 96, 160 hour burn-in
- Three level temperature screening

Designed & Manufactured in the USA FEATURING QORSEAL[™] HI-REL ASSEMBLY

MQFL-28E-28S

Single Output

Features

- Fixed switching frequency
- No opto-isolators
- Parallel operation with current share
- Remote sense
- Clock synchronization
- Primary and secondary referenced enable
- Continuous short circuit and overload protection
- Input under-voltage lockout/over-voltage shutdown

Specification Compliance


MQFL series converters (with MQME filter) are designed to meet:

- MIL-HDBK-704-8 (A through F)
- RTCA/DO-160E Section 16
- MIL-STD-1275B
- DEF-STAN 61-5 (part 6)/5
- MIL-STD-461 (C, D, E)
- RTCA/DO-160E Section 22


Phone 1-888-567-9596



BLOCK DIAGRAM



TYPICAL CONNECTION DIAGRAM



Superior Sup		®			MQFL-28E- Output: 28 Current: 4/	
MOFL-28E-28S ELECTRI Parameter					STICS Notes & Conditions Vin=28V dc ±5%, lout=4.0A, CL=0µF, free running (see Note 10) unless otherwise specified	Group A Subgroup
ABSOLUTE MAXIMUM RATINGS Input Voltage						
Non-Operating			100	V		
Operating Reverse Bias (Tcase = 125°C)			100 -0.8	V	See Note 1	
Reverse Bias (Tcase = -55°C)			-0.0	V		57
Isolation Voltage (I/O to case, I to O) Continuous	-500		500	V		
Transient (≤100µs)	-500		800	V		
Operating Case Temperature	-55		135	°C	See Note 2	1 des
Storage Čase Temperature Lead Temperature (20s)	-65		135 300	°C °C		
Voltage at ENA1, ENA2	-1.2		50	V		
INPUT CHARACTERISTICS Operating Input Voltage Range	16	28	70	V	Continuous	1, 2, 3
	16	28	80	V	Transient, 1s	4, 5, 6
Input Under-Voltage Lockout	1475	15 50	1/ 00	V	See Note 3	
Turn-On Voltage Threshold Turn-Off Voltage Threshold	14.75 13.80	15.50 14.40	16.00	V		1, 2, 3
Lockout Voltage Hysteresis	0.50	1.10	1.80	V		1, 2, 3
Input Over-Voltage Shutdown Turn-Off Voltage Threshold	90	95	100	V	See Note 15	1, 2, 3
Turn-On Voltage Threshold	82	86	90	V		1, 2, 3
Shutdown Voltage Hysteresis	3	9	15	V		1, 2, 3
Maximum Input Current No Load Input Current (operating)		110	9.5	A	Vin = 16V; Iout = 4A	1, 2, 3
Disabled Input Current (ENA1)		2	5	mA	Vin = 16V, 28V, 70V	1, 2, 3
Disabled Input Current (ENA2) Input Terminal Current Ripple (pk-pk)		25 40	50 60	mA mA	Vin = 16V, 28V, 70V Bandwidth = 100kHz - 10MHz; see Figure 14	1, 2, 3
OUTPUT CHARACTERISTICS)			
Output Voltage Set Point (Tcase = 25°C) Output Voltage Set Point Over Temperature	27.72 27.60	28.00 28.00	28.28 28.40	V	Vout at sense leads	1 2, 3
Output Voltage Line Regulation	-20	28.00	28.40	mV	"; Vin = 16V, 28V, 70V; Iout=4A	1, 2, 3
Output Voltage Load Regulation	120	135	150	mV	"; Vout @ (Iout=0A) - Vout @ (Iout=4A)	1, 2, 3
Total Output Voltage Range Output Voltage Ripple and Noise Peak to Peak	27.44	28.00	28.56 100	V mV	Bandwidth = 10 MHz; CL= 11μ F	1, 2, 3 1, 2, 3
Operating Output Current Range	0		4	А		1, 2, 3
Operating Output Power Range Output DC Current-Limit Inception	0	4.6	112 5.0	W	See Note 4	1, 2, 3
Short Circuit Output Current	4.1	4.6	5.0	A A	See Note 4 Vout $\leq 1.2V$	1, 2, 3 1, 2, 3
Back-Drive Current Limit while Enabled		1.2		A		1, 2, 3
Back-Drive Current Limit while Disabled Maximum Output Capacitance		10	50 3,000	mA µF		1, 2, 3 See Note 5
DYNAMIC CHARACTERISTICS						
Output Voltage Deviation Load Transient For a Pos. Step Change in Load Current	-1200	-650		mV	See Note 6 Total lout step = 2A<->4A, 0.4A<->2A; CL=11µF	4, 5, 6
For a Neg. Step Change in Load Current	-1200	650	1200	mV		4, 5, 6
Settling Time (either case)		50	200	μs	See Note 7	4, 5, 6
Output Voltage Deviation Line Transient For a Pos. Step Change in Line Voltage	-800		800	mV	Vin step = $16V \leftrightarrow 50V$; CL= 11μ F; see Note 8	4, 5, 6
For a Neg. Step Change in Line Voltage	-800		800	mV	"	4, 5, 6
Settling Time (either case) Turn-On Transient		250	500	μs	See Note 7	See Note 5
Output Voltage Rise Time		6	10	ms	Vout = 2.8V->25.2V	4, 5, 6
Output Voltage Overshoot		0 5.5	2 8.0	%		See Note 5
Turn-On Delay, Rising Vin Turn-On Delay, Rising ENA1		5.5 3.0	8.0 6.0	ms ms	ENA1, ENA2 = 5V; see Notes 9 & 12 ENA2 = 5V; see Note 12	4, 5, 6 4, 5, 6
Turn-On Delay, Rising ENA2		1.5	3.0	ms	ENA1 = 5V; see Note 12	4, 5, 6
EFFICIENCY lout = 4A (16Vin)	TBD	88		%		1, 2, 3
Iout = 2A (16Vin)	TBD	91		%		1, 2, 3
Iout = 4A (28Vin)	TBD	88		%		1, 2, 3
Iout = 2A (28Vin) Iout = 4A (40Vin)	TBD TBD	91 86		% %		1, 2, 3 1, 2, 3
Iout = 2A (40Vin)	TBD	89		%		1, 2, 3
lout = 4A (70Vin) Load Fault Power Dissipation	TBD	83 18	32	% W	lout at current limit inception point; See Note 4	1, 2, 3
		20	32	W	Vout $\leq 1.2V$	1, 2, 3

	7				Output: 28 Current: 4/	A A
Technical Specifica	ation				200	- 5-
					100	
IQFL-28E-28S ELECTR arameter		CHA	RAC	TERIS	STICS (Continued)	
arameter	Min.	Тур.	Max.	Units	Vin=28V dc ±5%, lout=4.0A, CL=0µF, free running (see Note 10)	Group
					unless otherwise specified	Subgrou
SOLATION CHARACTERISTICS						
olation Voltage					Dielectric strength	
Input RTN to Output RTN	500			V		1
Any Input Pin to Case	500			V		1
Any Output Pin to Case	500			V		1
olation Resistance (in rtn to out rtn)	100			MΩ		1
olation Resistance (any pin to case)	100			MΩ		1
olation Capacitance (in rtn to out rtn)		44		nF		1
EATURE CHARACTERISTICS vitching Frequency (free running)	500	550	600	kHz		1, 2, 3
inching frequency (nee running)	500	550	000	КПД		Ι, Ζ, 3
Frequency Range	500		700	kHz		1, 2, 3
Logic Level High	2.0		10	V		1, 2, 3
Logic Level Low	-0.5		0.8	V		1, 2, 3
Duty Cycle	20		80	%		See Note
Inchronization Output	20		00	10		Sec Note
Pull Down Current	20			mA	VSYNC OUT = $0.8V$	See Note
Duty Cycle	25		75	%	Output connected to SYNC IN of other MQFL unit	See Note
hable Control (ENA1 and ENA2)						
Off-State Voltage			0.8	V		1, 2, 3
Module Off Pulldown Current	80			μA	Current drain required to ensure module is off	See Note
On-State Voltage	2			V		1, 2, 3
Module On Pin Leakage Current			20	μΑ	Imax drawn from pin allowed, module on	See Note
Pull-Up Voltage	3.2	4.0	4.5	V	See Figure A	1, 2, 3
ELIABILITY CHARACTERISTICS						
alculated MTBF (MIL-STD-217F2)				2		
GB @ Tcase = 70°C		2800		10 ³ Hrs.		
AIF @ Tcase = 70°C		440		10 ³ Hrs.		
emonstrated MTBF		TBD		10 ³ Hrs.		
		70	<u> </u>			
evice Weight		79		g		
ectrical Characteristics Notes	hutdows					
Converter will undergo input over-voltage		12500				
Derate output power to 50% of rated power					the lockerst on chartelesson circuiters	
High or low state of input voltage must per Current limit inception is defined as the poi	sist for abo	ui 200µs		bac dropp	the lockout of shutdown circuitry.	
		ic output	, vuitage	nas ulupp		

8. Line voltage transition time \geq 100µs.

9. Input voltage rise time $\leq 250 \mu s$.

10. Operating the converter at a synchronization frequency above the free running frequency will cause the converter's efficiency to be slightly reduced and it may also cause a slight reduction in the maximum output current/power available. For more information consult the factory. 11. SHARE pin outputs a power failure warning pulse during a fault condition. See Current Share section of the Control Features description.

12. After a disable or fault event, module is inhibited from restarting for 300ms. See Shut Down section of the Control Features description.

13. Only the ES and HB grade products are tested at three temperatures. The C grade products are tested at one temperature. Please refer to the Construction and Environmental Stress Screening Options table for details.

14. These derating curves apply for the ES- and HB- grade products. The C- grade product has a maximum case temperature of 100°C.

15. Input Over Voltage Shutdown test is run at no load, full load is beyond derating condition and could cause damage at 125°C.



TBD

Figure 1: Efficiency at nominal output voltage vs. load current for minimum, nominal, and maximum input voltage at Tcase=25°C.




Figure 3: Power dissipation at nominal output voltage vs. load current for minimum, nominal, and maximum input voltage at Tcase=25°C.



Figure 5: Output Current / Output Power derating curve as a function of Tcase and the Maximum desired power MOSFET junction temperature (see Note 14).




Figure 2: Efficiency at nominal output voltage and 60% rated power vs. case temperature for input voltage of 16V, 28V, 40V and 70V.




Figure 4: Power dissipation at nominal output voltage and 60% rated power vs. case temperature for input voltage of 16V, 28V, 40V and 70V.

TBD	

Figure 6: Output voltage vs. load current showing typical current limit curves.



TBD

Figure 7: Turn-on transient at full resistive load and zero output capacitance initiated by ENA1. Input voltage pre-applied. Ch 1: Vout (5V/div). Ch 2: ENA1 (5V/div).




Figure 9: Turn-on transient at full resistive load and zero output capacitance initiated by ENA2. Input voltage pre-applied. Ch 1: Vout (5V/div). Ch 2: ENA2 (5V/div).




Figure 11: Output voltage response to step-change in load current 50%-100%-50% of Iout (max). Load cap: $1\mu F$ ceramic cap and $10\mu F$, $100m\Omega$ ESR tantalum cap. Ch 1: Vout (500mV/div). Ch 2: Iout (2A/div).

Figure 8: Turn-on transient at full resistive load and 10mF output capacitance initiated by ENA1. Input voltage pre-applied. Ch 1: Vout (5V/div). Ch 2: ENA1 (5V/div).

TBD




Figure 10: Turn-on transient at full resistive load and zero output capacitance initiated by Vin. ENA1 and ENA2 both previously high. Ch 1: Vout (5V/div). Ch 2: Vin (10V/div).

TBD

Figure 12: Output voltage response to step-change in load current 0%-50%-0% of lout (max). Load cap: $1\mu F$ ceramic cap and $10\mu F$, $100m\Omega$ ESR tantalum cap. Ch 1: Vout (500mV/div). Ch 2: Iout (2A/div).






Figure 13: Output voltage response to step-change in input voltage (16V - 50V - 16V). Load cap: $10\mu F$, $100m\Omega$ ESR tantalum cap and $1\mu F$ ceramic cap. Ch 1: Vout (200mV/div). Ch 2: Vin (20V/div).

TBD




Figure 15: Input terminal current ripple, ic, at full rated output current and nominal input voltage with SynQor MQ filter module (50mA/div). Bandwidth: 20MHz. See Figure 14.



Figure 17: Rise of output voltage after the removal of a short circuit across the output terminals. Ch 1: Vout (5V/div). Ch 2: Iout (2A/div).

Figure 14: Test set-up diagram showing measurement points for Input Terminal Ripple Current (Figure 15) and Output Voltage Ripple (Figure 16).



Figure 16: Output voltage ripple, Vout, at nominal input voltage and rated load current (20mV/div). Load capacitance: $1\mu F$ ceramic capacitor and $10\mu F$ tantalum capacitor. Bandwidth: 10MHz. See Figure 14.

TBD	

Figure 18: SYNC OUT vs. time, driving SYNC IN of a second SynQor MQFL converter. Ch1: SYNC OUT: (1V/div).





TBD

Figure 19: Magnitude of incremental output impedance (Zout = vout/iout) for minimum, nominal, and maximum input voltage at full rated power.




Figure 21: Magnitude of incremental reverse transmission (RT = iin/iout) for minimum, nominal, and maximum input voltage at full rated power.



Figure 23: High frequency conducted emissions of standalone MQFL-28-05S, 5Vout module at 120W output, as measured with Method CE102. Limit line shown is the 'Basic Curve' for all applications with a 28V source.

Figure 20: Magnitude of incremental forward transmission (FT = vout/vin) for minimum, nominal, and maximum input voltage at full rated power.




Figure 22: Magnitude of incremental input impedance (Zin = vin/iin) for minimum, nominal, and maximum input voltage at full rated power.

TBD

Figure 24: High frequency conducted emissions of MQFL-28-05S, 5Vout module at 120W output with MQFL-28-P filter, as measured with Method CE102. Limit line shown is the 'Basic Curve' for all applications with a 28V source.



BASIC OPERATION AND FEATURES

The MQFL DC/DC converter uses a two-stage power conversion topology. The first, or regulation, stage is a buck-converter that keeps the output voltage constant over variations in line, load, and temperature. The second, or isolation, stage uses transformers to provide the functions of input/output isolation and voltage transformation to achieve the output voltage required.

Both the regulation and the isolation stages switch at a fixed frequency for predictable EMI performance. The isolation stage switches at one half the frequency of the regulation stage, but due to the push-pull nature of this stage it creates a ripple at double its switching frequency. As a result, both the input and the output of the converter have a fundamental ripple frequency of about 550 kHz in the free-running mode.

Rectification of the isolation stage's output is accomplished with synchronous rectifiers. These devices, which are MOSFETs with a very low resistance, dissipate far less energy than would Schottky diodes. This is the primary reason why the MQFL converters have such high efficiency, particularly at low output voltages.

Besides improving efficiency, the synchronous rectifiers permit operation down to zero load current. There is no longer a need for a minimum load, as is typical for converters that use diodes for rectification. The synchronous rectifiers actually permit a negative load current to flow back into the converter's output terminals if the load is a source of short or long term energy. The MQFL converters employ a "back-drive current limit" to keep this negative output terminal current small.

There is a control circuit on both the input and output sides of the MQFL converter that determines the conduction state of the power switches. These circuits communicate with each other across the isolation barrier through a magnetically coupled device. No opto-isolators are used.

A separate bias supply provides power to both the input and output control circuits. Among other things, this bias supply permits the converter to operate indefinitely into a short circuit and to avoid a hiccup mode, even under a tough start-up condition.

An input under-voltage lockout feature with hysteresis is provided, as well as an input over-voltage shutdown. There is also an output current limit that is nearly constant as the load impedance decreases to a short circuit (i.e., there is not fold-back or foldforward characteristic to the output current under this condition). When a load fault is removed, the output voltage rises exponentially to its nominal value without an overshoot.

The MQFL converter's control circuit does not implement an output over-voltage limit or an over-temperature shutdown.

The following sections describe the use and operation of additional control features provided by the MQFL converter.

CONTROL FEATURES

ENABLE: The MQFL converter has two enable pins. Both must have a logic high level for the converter to be enabled. A logic low on either pin will inhibit the converter.

The ENA1 pin (pin 4) is referenced with respect to the converter's input return (pin 2). The ENA2 pin (pin 12) is referenced with respect to the converter's output return (pin 8). This permits the converter to be inhibited from either the input or the output side.

Regardless of which pin is used to inhibit the converter, the regulation and the isolation stages are turned off. However, when the converter is inhibited through the ENA1 pin, the bias supply is also turned off, whereas this supply remains on when the converter is inhibited through the ENA2 pin. A higher input standby current therefore results in the latter case.

Both enable pins are internally pulled high so that an open connection on both pins will enable the converter. Figure A shows the equivalent circuit looking into either enable pins. It is TTL compatible.




Figure A: Equivalent circuit looking into either the ENA1 or ENA2 pins with respect to its corresponding return pin.

SHUT DOWN: The MQFL converter will shut down in response to only four conditions: ENA1 input low, ENA2 input low, VIN input below under-voltage lockout threshold, or VIN input above over-voltage shutdown threshold. Following a shutdown event, there is a startup inhibit delay which will prevent the converter from restarting for approximately 300ms. After the 300ms delay elapses, if the enable inputs are high and the input voltage is within the operating range, the converter will restart. If the VIN input is brought down to nearly OV and back into the operating range, there is no startup inhibit, and the output voltage will rise according to the "Turn-On Delay, Rising Vin" specification.

Technical Specification

REMOTE SENSE: The purpose of the remote sense pins is to correct for the voltage drop along the conductors that connect the converter's output to the load. To achieve this goal, a separate conductor should be used to connect the +SENSE pin (pin 10) directly to the positive terminal of the load, as shown in the connection diagram on Page 2. Similarly, the –SENSE pin (pin 9) should be connected through a separate conductor to the return terminal of the load.

NOTE: Even if remote sensing of the load voltage is not desired, the +SENSE and the -SENSE pins must be connected to +Vout (pin 7) and OUTPUT RETURN (pin 8), respectively, to get proper regulation of the converter's output. If they are left open, the converter will have an output voltage that is approximately 200mV higher than its specified value. If only the +SENSE pin is left open, the output voltage will be approximately 25mV too high.

Inside the converter, +SENSE is connected to +Vout with a resistor value from 100Ω to 274Ω , depending on output voltage, and -SENSE is connected to OUTPUT RETURN with a 10Ω resistor.

It is also important to note that when remote sense is used, the voltage across the converter's output terminals (pins 7 and 8) will be higher than the converter's nominal output voltage due to resistive drops along the connecting wires. This higher voltage at the terminals produces a greater voltage stress on the converter's internal components and may cause the converter to fail to deliver the desired output voltage at the low end of the input voltage range at the higher end of the load current and temperature range. Please consult the factory for details.

SYNCHRONIZATION: The MQFL converter's switching frequency can be synchronized to an external frequency source that is in the 500 kHz to 700 kHz range. A pulse train at the desired frequency should be applied to the SYNC IN pin (pin 6) with respect to the INPUT RETURN (pin 2). This pulse train should have a duty cycle in the 20% to 80% range. Its low value should be below 0.8V to be guaranteed to be interpreted as a logic low, and its high value should be above 2.0V to be guaranteed to be interpreted as a logic high. The transition time between the two states should be less than 300ns.

If the MQFL converter is not to be synchronized, the SYNC IN pin should be left open circuit. The converter will then operate in its free-running mode at a frequency of approximately 550 kHz.

If, due to a fault, the SYNC IN pin is held in either a logic low or logic high state continuously, the MQFL converter will revert to its free-running frequency.


The MQFL converter also has a SYNC OUT pin (pin 5). This output can be used to drive the SYNC IN pins of as many as ten (10) other MQFL converters. The pulse train coming out of SYNC OUT has a duty cycle of 50% and a frequency that matches the switching frequency of the converter with which it is associated. This frequency is either the free-running frequency if there is no


synchronization signal at the SYNC IN pin, or the synchronization frequency if there is.

The SYNC OUT signal is available only when the DC input voltage is above approximately 12V and when the converter is not inhibited through the ENA1 pin. An inhibit through the ENA2 pin will not turn the SYNC OUT signal off.

NOTE: An MQFL converter that has its SYNC IN pin driven by the SYNC OUT pin of a second MQFL converter will have its start of its switching cycle delayed approximately 180 degrees relative to that of the second converter.

Figure B shows the equivalent circuit looking into the SYNC IN pin. Figure C shows the equivalent circuit looking into the SYNC OUT pin.








Figure C: Equivalent circuit looking into SYNC OUT pin with respect to the IN RTN (input return) pin.

CURRENT SHARE: When several MQFL converters are placed in parallel to achieve either a higher total load power or N+1 redundancy, their SHARE pins (pin 11) should be connected together. The voltage on this common SHARE node represents the average current delivered by all of the paralleled converters. Each converter monitors this average value and adjusts itself so that its output current closely matches that of the average.



Current: 4A

Technical Specification

Since the SHARE pin is monitored with respect to the OUTPUT RETURN (pin 8) by each converter, it is important to connect all of the converters' OUTPUT RETURN pins together through a low DC and AC impedance. When this is done correctly, the converters will deliver their appropriate fraction of the total load current to within +/- 10% at full rated load.

Whether or not converters are paralleled, the voltage at the SHARE pin could be used to monitor the approximate average current delivered by the converter(s). A nominal voltage of 1.0V represents zero current and a nominal voltage of 2.2V represents the maximum rated current, with a linear relationship in between. The internal source resistance of a converter's SHARE pin signal is 2.5 k Ω . During an input voltage fault or primary disable event, the SHARE pin outputs a power failure warning pulse. The SHARE pin will go to 3V for approximately 14ms as the output voltage falls.

NOTE: Converters operating from separate input filters with reverse polarity protection (such as the MQME-28-T filter) with their outputs connected in parallel may exhibit hiccup operation at light loads. Consult factory for details.

OUTPUT VOLTAGE TRIM: If desired, it is possible to increase the MQFL converter's output voltage above its nominal value. To do this, use the +SENSE pin (pin 10) for this trim function instead of for its normal remote sense function, as shown in Figure D. In this case, a resistor connects the +SENSE pin to the -SENSE pin (which should still be connected to the output return, either remotely or locally). The value of the trim resistor should be chosen according to the following equation or from Figure E:

$$Rtrim = 100 \times \boxed{\frac{Vnom}{Vout - Vnom} - 0.025}$$

where:

Vnom = the converter's nominal output voltage, Vout = the desired output voltage (greater than Vnom), and Rtrim is in Ohms.




Figure E: Output Voltage Trim Graph

As the output voltage is trimmed up, it produces a greater voltage stress on the converter's internal components and may cause the converter to fail to deliver the desired output voltage at the low end of the input voltage range at the higher end of the load current and temperature range. Please consult the factory for details. Factory trimmed converters are available by request.

INPUT UNDER-VOLTAGE LOCKOUT: The MQFL converter has an under-voltage lockout feature that ensures the converter will be off if the input voltage is too low. The threshold of input voltage at which the converter will turn on is higher that the threshold at which it will turn off. In addition, the MQFL converter will not respond to a state of the input voltage unless it has remained in that state for more than about 200µs. This hysteresis and the delay ensure proper operation when the source impedance is high or in a noisy environment.

INPUT OVER-VOLTAGE SHUTDOWN: The MQFL converter also has an over-voltage feature that ensures the converter will be off if the input voltage is too high. It also has a hysteresis and time delay to ensure proper operation.




Figure D: Typical connection for output voltage trimming.

Technical Specification

BACK-DRIVE CURRENT LIMIT: Converters that use MOSFETs as synchronous rectifiers are capable of drawing a negative current from the load if the load is a source of short- or long-term energy. This negative current is referred to as a "back-drive current".

Conditions where back-drive current might occur include paralleled converters that do not employ current sharing, or where the current share feature does not adequately ensure sharing during the startup or shutdown transitions. It can also occur when converters having different output voltages are connected together through either explicit or parasitic diodes that, while normally off, become conductive during startup or shutdown. Finally, some loads, such as motors, can return energy to their power rail. Even a load capacitor is a source of back-drive energy for some period of time during a shutdown transient.

To avoid any problems that might arise due to back-drive current, the MQFL converters limit the negative current that the converter can draw from its output terminals. The threshold for this backdrive current limit is placed sufficiently below zero so that the converter may operate properly down to zero load, but its absolute value (see the Electrical Characteristics page) is small compared to the converter's rated output current.

THERMAL CONSIDERATIONS: Figure 5 shows the suggested Power Derating Curves for this converter as a function of the case temperature, input voltage and the maximum desired power MOSFET junction temperature. All other components within the converter are cooler than the hottest MOSFET. The Mil-HDBK-1547A component derating guideline calls for a maximum component temperature of 105°C. Figure 5 therefore has one power derating curve that ensures this limit is maintained. It has been SynQor's extensive experience that reliable long-term converter operation can be achieved with a maximum component temperature of 125°C. In extreme cases, a maximum temperature of 145°C is permissible, but not recommended for long-term operation where high reliability is required. Derating curves for these higher temperature limits are also included in Figure 5. The maximum case temperature at which the converter should be operated is 135°C.

When the converter is mounted on a metal plate, the plate will help to make the converter's case bottom a uniform temperature. How well it does so depends on the thickness of the plate and on the thermal conductance of the interface layer (e.g. thermal grease, thermal pad, etc.) between the case and the plate. Unless this is done very well, it is important not to mistake the plate's temperature for the maximum case temperature. It is easy for them to be as much as 5-10°C different at full power and at high temperatures. It is suggested that a thermocouple be attached directly to the converter's case through a small hole in the plate when investigating how hot the converter is getting. Care must also be made to ensure that there is not a large thermal resistance between the thermocouple and the case due to whatever adhesive might be used to hold the thermocouple in place.


INPUT SYSTEM INSTABILITY: This condition can occur because any DC/DC converter appears incrementally as a negative resistance load. A detailed application note titled "Input System Instability" is available on the SynQor website which provides an understanding of why this instability arises, and shows the preferred solution for correcting it.



CONSTRUCTION AND ENVIRONMENTAL STRESS SCREENING OPTIONS


Screening	Consistent with MIL-STD-883F	C-Grade (-40 °C to +100 °C)	ES-Grade (-55 °C to +125 °C) (Element Evaluation)	HB-Grade (-55 °C to +125 °C) (Element Evaluation)
Internal Visual	*	Yes	Yes	Yes
Temperature Cycle	Method 1010	No	Condition B (-55 °C to +125 °C)	Condition C (-65 °C to +150 °C)
Constant Acceleration	Method 2001 (Y1 Direction)	No	500g	Condition A (5000g)
Burn-in	Method 1015 Load Cycled • 10s period • 2s @ 100% Load • 8s @ 0% Load	24 Hrs @ +125 ºC	96 Hrs @ +125 °C	160 Hrs @ +125 °C
Final Electrical Test	Method 5005 (Group A)	+25 °C	-45, +25, +100 °C	-55, +25, +125 °C
Mechanical Seal, Thermal, and Coating Process		Full QorSeal	Full QorSeal	Full QorSeal
External Visual	2009	*	Yes	Yes
Construction Process		QorSeal	QorSeal	QorSeal
	* P	er IPC-A- <mark>610</mark> (Rev. D)	Class 3	

MilQor converters and filters are offered in four variations of construction technique and environmental stress screening options. The three highest grades, C, ES, and HB, all use SynQor's proprietary QorSeal[™] Hi-Rel assembly process that includes a Parylene-C coating of the circuit, a high performance thermal compound filler, and a nickel barrier gold plated aluminum case. Each successively higher grade has more stringent mechanical and electrical testing, as well as a longer burn-in cycle. The ES- and HB-Grades are also constructed of components that have been procured through an element evaluation process that pre-qualifies each new batch of devices.



Doc.# 005-0005101 Rev. 2 04/30/09

Page 14



Paae 15



MilQor Converter FAMILY MATRIX

The tables below show the array of MQFL converters available. When ordering SynQor converters, please ensure that you use the complete part number according to the table in the last page. Contact the factory for other requirements.

	Single Output											Dual Output †				
Full Size	1.5V (1R5S)	1.8V (1R8S)	2.5V (2R5S)	3.3V (3R3S)	5V (05S)	6V (06S)	7.5V (7R5S)	9V (09S)	12V (12S)	15V (15S)	28V (28S)	±5V (05D)	±12V (12D)	±15V (15D)	-7	
MQFL-28 16-40Vin Cont. 16-50Vin 1s Trans.* Absolute Max Vin = 60V	40A	40A	40A	30A	24A	20A	16A	13A	10A	8A	4A	24A Total	10A Total	8A Total	- And -	
MQFL-28E 16-70Vin Cont. 16-80Vin 1s Trans.* Absolute Max Vin =100V	40A	40A	40A	30A	24A	20A	16A	13A	10A	8A	4A	24A Total	10A Total	8A Total	(B)	
MQFL-28V 16-40Vin Cont. 5.5-50Vin 1s Trans.* Absolute Max Vin = 60V	40A	40A	40A	30A	20A	17A	13A	11A	8A	6.5A	3.3A	20A Total	8A Total	6.5A Total		
MQFL-28VE 16-70Vin Cont. 5.5-80Vin 1s Trans.* Absolute Max Vin = 100V	40A	40A	40A	30A	20A	17A	13A	11A	8A	6.5A	3.3A	20A Total	8A Total	6.5A Total		
MQFL-270 155-400Vin Cont. 155-475Vin 0.1s Trans.* Absolute Max Vin = 550V	40A	40A	40A	30A	24A	20A	16A	13A	10A	8A	4A	24A Total	10A Total	8A Total		

						Single	Output					I	Dual Out	put †
Half Size	1.5V (1R5S)	1.8V (1R8 <mark>S)</mark>	2.5V (2R5S)	3.3V (3R3S)	5V (05S)	6V (06S)	7.5V (7R5S)	9V (09S)	12V (12S)	15V (15S)	28V (28S)	±5V (05D	±12V) (12D)	±15V (15D)
MQHL-28 (50W) 16-40Vin Cont. 16-50Vin 1s Trans.* Absolute Max Vin = 60V	20A	20A	20A	15A	10A	8A	6.6A	5.5A	4A	3.3A	1.8A	10A Tota	4A Total	3.3A Total
MQHL-28E (50W) 16-70Vin Cont. 16-80Vin 1s Trans.* Absolute Max Vin =100V	20A	20A	20A	15A	10A	8A	6.6A	5.5A	4A	3.3A	1.8A	10A Tota	4A Total	3.3A Total
MQHR-28 (25W) 16-40Vin Cont. 16-50Vin 1s Trans.* Absolute Max Vin = 60V	10A	10A	10A	7.5A	5A	4A	3.3A	2.75A	2A	1.65A	0.9A	5A Tota	2A Total	1.65A Total
MQHR-28E (25W) 16-70Vin Cont. 16-80Vin 1s Trans.* Absolute Max Vin =100V	10A	10A	10A	7.5A	5A	4A	3.3A	2.75A	2A	1.65A	0.9A	5A Tota	2A Total	1.65A Total

Check with factory for availability.



PART NUMBERING SYSTEM

The part numbering system for SynQor's MilQor DC-DC converters follows the format shown in the table below.

Model	Input	Output Ve	oltage(s)	Package Outline/	Screening					
Name	Voltage Range	Single Output	Dual Output	Pin Configuration	Grade					
MQFL MQHL MQHR	28 28E 28V 28VE 270	1R5S 1R8S 2R5S 3R3S 05S 06S 7R5S 09S 12S 15S 28S	05D 12D 15D	U X Y W Z	C ES HB					

Example: MQFL-28E-28S-Y-ES

APPLICATION NOTES

A variety of application notes and technical white papers can be downloaded in pdf format from the SynQor website.

PATENTS

SynQor holds the following patents, one or more of which might apply to this product:

5,999,417	6,222,742	6,545,890	6,577,109	6,594,159	6,731,520	6,894,468	6,896,526
6,927,987	7,050,309	7,072,190	7,085,146	7,119,524	7,269,034	7,272,021	7,272,023

Contact SynQor for further information:

<u>Phone</u>: <u>Toll Free</u>: <u>Fax</u>: <u>E-mail</u>: <u>Web</u>: <u>Address</u>: 978-849-0600 888-567-9596 978-849-0602 mqnbofae@synqor.com www.synqor.com 155 Swanson Road Boxborough, MA 01719 USA

Warranty

SynQor offers a two (2) year limited warranty. Complete warranty information is listed on our website or is available upon request from SynQor.

Information furnished by SynQor is believed to be accurate and reliable. However, no responsibility is assumed by SynQor for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SynQor.