## Datasheet

## AS1524/AS1525 150ksps, 12-Bit, 1-Channel Pseudo/True-Differential and 2-Channel Single-Ended ADCs

## **1** General Description

The AS1524/AS1525 are low-power, 12-bit analog-todigital converters (ADCs) designed to operate with a single +2.7V to +5.25V supply. Excellent dynamic performance, low power consumption, and simplicity make these devices perfect for portable battery-powered dataacquisition applications.

The devices are available as the standard products listed in Table 1.

Table 1. Standard Products

Model	Input Type	Input Voltage
AS1524	1-Channel, Pseudo / True-Differential	0 to Vref / -Vref/2 to Vref/2
AS1525	2-Channel, Single- Ended	0 to VREF

The devices feature a successive-approximation register (SAR), automatic shutdown, fast wakeup ( $1.4\mu$ s), and low-power consumption at the maximum sampling rate of 150ksps.

Automatic shutdown  $(0.2\mu A)$  between conversions results in reduced power consumption (at slower throughput rates).

Data access are made via an external clock through the SPI-/QSPI-/MICROWIRE-compatible 3-wire high-speed serial interface.

The AS1525/AS1524 are available in a 8-pin TDFN (3x3mm) package.


#### Figure 1. AS1524/AS1525 - Block Diagram

## 2 Key Features

- Single-Supply Operation: +2.7V to +5.25V
- Automatic Shutdown Between Conversions
- Low Power Consumption
  - 350µA @ 150ksps
  - 245µA @ 100ksps
  - 24µA @ 10ksps
  - 2.5µA @ 1ksps
  - 200nA in Automatic Shutdown Mode
- True-Differential Track/Hold, 150kHz Sampling Rate Software-Configurable Unipolar/Bipolar Conversion (AS1524)
- Input Common Mode Range from GND to VDD
- 3-Wire SPI-/QSPI-/MICROWIRE-Compatible Serial Interface
- Internal Conversion Clock
- 8-pin TDFN (3x3mm) Package

## **3** Applications

The devices are ideal for remote sensors, data-acquisition, data logging devices, lab instruments, or for any other space-limited A/D devices with low power consumption and single-supply requirements.




## Contents

1	General Description	1
2	Key Features	1
3	Applications	1
4	Pinout	3
	Pin Assignment	. 3
	Pin Description	. 3
5	Absolute Maximum Ratings	4
6	Electrical Characteristics	5
	Timing Characteristics	. 7
7	Typical Operating Characteristics	8
8	Detailed Description	11
	True Differential Analog Input Track/Hold	11
	Selecting AIN1 or AIN2 (AS1525)	11
	Selecting Unipolar or Bipolar Conversions (AS1524)	12
	Input Bandwidth	13
	Analog Input Protection	13
	Internal Clock	13
	Output Data Format	13
	Transfer Function	13
9	Application Information	15
	Automatic Shutdown Mode	15
	External Reference	15
	Performing a Conversion	15
	Standard Interface Connections	15
	SPI and Microwire Interface	15
	QSPI Interface	
	PIC16 and SSP Module and PIC17 Interface	
	Layout and Grounding Considerations	
	) Package Drawings and Markings	
11	Ordering Information	21

# 4 Pinout

## **Pin Assignment**

Figure 2. Pin Assignments (Top View)



## **Pin Description**

Table 2.	Pin Description
----------	-----------------

Pin Number	Pin Name	Description
1	VDD	Positive Supply Voltage. +2.7V to +5.25V.Note:Bypass with a 0.1μF capacitor to GND.
2	AIN1/AIN+	Analog Input Channel 1 (AS1525) or Positive Analog Input (AS1524)
3	AIN2/AIN-	Analog Input Channel 2 (AS1525) or Negative Analog Input (AS1524)
4	GND	Ground
5	REF	External Reference Voltage Input. Sets the analog voltage range.Note:Bypass with a 4.7μF capacitor to GND.
6	CNVST	<ul> <li>Conversion Start. A rising edge powers up the device and puts the track/ hold circuitry in track mode. At the falling edge of this pin, the device enters hold mode and begins a conversion.</li> <li>Note: This pin also selects the input channel (AS1525) or input polarity (AS1524).</li> </ul>
7	DOUT	<ul> <li>Serial Data Output. This pin transitions the falling edge of SCLK and goes low at the start of a conversion and delivers the MSB at the completion of a conversion.</li> <li>Note: This pin goes high impedance once data has been fully clocked out.</li> </ul>
8	SCLK	Serial Clock Input. Clocks out data at DOUT with the MSB first.

# **5** Absolute Maximum Ratings

Stresses beyond those listed in Table 3 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Electrical Characteristics on page 5 is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameter	Min	Max	Units	Comments
VDD to GND	-0.3	+6	V	
CNVST, SCLK, DOUT, REF, AIN1/ AIN+, AIN2/AIN- to GND	-0.3	Vdd + 0.3	V	
Current into Any Pin		50	mA	
Continuous Power Dissipation	1491		mW	TAMB = +70°C; derate 19.5mW/°C above +70°C
Operating Temperature Range	-40	+85	°C	
Storage Temperature Range	-60	+150	°C	
Package Body Temperature		+260	°C	The reflow peak soldering temperature (body temperature) specified is in accordance with IPC/JEDEC J-STD-020D "Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices". The lead finish for Pb-free leaded packages is matte tin (100% Sn).

# **6** Electrical Characteristics

 $VDD = +2.7 \text{ to } +5.25 \text{V}, VREF = +2.5 \text{V}, 4.7 \mu \text{F}$  Capacitor at REF; fscL $\kappa$  = 8MHz (50% Duty Cycle); AIN- = GND (AS1524) TAMB = TMIN to TMAX (unless otherwise specified). Typical Values at TAMB = +25°C. Unipolar Mode (AS1524). Table 4. Electrical Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Unit	
DC Accu	Jracy						
	Resolution		12			Bits	
INL	Relative Accuracy				±1.0	LSB	
DNL	Differential Non-Lineraity	No Missing Codes Over Temperature	-0.99		+1.0	LSB	
	Offset Error			±1	±4	LSB	
	Gain Error <sup>1</sup>			±1	±4	LSB	
	Gain Temp Coefficient			±0.3		ppm/⁰C	
	Offset Temp Coefficient			±0.3		ppm/⁰C	
	Channel-to-Channel Offset Match			±0.1		LSB	
	Channel-to-Channel Gain Match			±0.1		LSB	
<b>Dynamic</b> GND (AS	<b>: Specifications</b> – (fin (sinewave \$1524)	e) = 10kHz, VIN = 2.5VP-P, 150ksps, fsclk	k = 8MHz	(50% du	ty cycle)	, AIN- =	
SINAD	Signal-to-Noise Plus Distortion			72.5		dB	
THD	Total Harmonic Distortion (to the 5th Harmonic)			-79.5		dB	
SFDR	Spurious-Free Dynamic Range			84		dB	
	Full Power Bandwidth	-3dB Point		20		MHz	
	Full Linear Bandwidth	-0.1dB Point		400		kHz	
Convers	sion Rate						
tCONV	Conversion Time	Exclusive of tACQ		3.3	3.7	μs	
tACQ	Track/Hold Acquisition Time				1.4	μs	
	Aperture Delay			30		ns	
<b>f</b> SCLK	Max Serial Clock Frequency				8	MHz	
	Serial Clock Duty Cycle		30		70	%	
Analog I	nput						
	Vin Range <sup>2</sup>	Unipolar	0		Vref	V	
	Vin Kange	Bipolar	-Vref/2		Vref/2	•	
	Input Leakage Current	No Channel Selected or Conversion Halted		±0.01	±1	μA	
	Input Capacitance	Track Mode		20		pF	
	input Capacitance	Hold Mode		5		pF	
External	Reference Input		-				
Vref	VIN Range		1.0		Vdd + 50mV	V	
				11	25		
		VREF = +2.5V @ 150ksps		11	20		
IREF	Input Current	VREF = +2.5V @ 150ksps VREF = +4.096V @ 150ksps		19	25	μA	

Symbol	Parameter	Condition	Min	Тур	Max	Unit
Digital In	puts/Outputs (CNVST, SCLK, I	JOUT)				
VIL	Input Low Voltage				0.3Vdd	V
Vін	Input High Voltage		0.7Vdd			V
ILEAK	Input Leakage Current			±0.01	±1.0	μA
CIN	Input Capacitance			15		pF
Voi	Output Low Voltage	ISINK = 2mA			0.4	V
VOL	Oulput Low voltage	ISINK = 4mA			0.8	v
Vон	Output High Voltage ISOURCE = 1.5mA		0.7Vdd			V
	Tri-State Leakage Current	CNVST = GND		±0.05	±5	μA
	Tri-State Output Capacitance	CNVST = GND		15		pF
Power R	equirements					
Vdd	Positive Supply Voltage		2.7		5.25	V
		VDD = +3V, fsample = 150ksps		350	425	
		VDD = +3V, fsample = 100ksps		245		
		VDD = +3V, fsample = 10ksps		24		
		VDD = +3V, fsample = 1ksps		2.5		
Idd	Positive Supply Current	VDD = +5V, fsample = 150ksps		485	550	μA
		VDD = +5V, fsample = 100ksps		330		
		VDD = +5V, fsample = 10ksps		33		
		VDD = +5V, fsample = 1ksps		3.7		
		Automatic Shutdown Mode	0.2 1			
DCD	Dower Supply Dejection	$VDD = +5V \pm 5\%$ , Full Scale Input		±0.3		mV
Power Re	Power Supply Rejection	VDD = +2.7V to 3.6V, Full Scale Input		±0.4		mv

#### Table 4. Electrical Characteristics (Continued)

1. Offset nulled.

2. The absolute input voltage range for the analog inputs is from GND to VDD.

## **Timing Characteristics**

VDD = +2.7 to +5.25V, VREF = +2.5V,  $4.7\mu F$  Capacitor at REF; fSCLK = 8MHz (50% Duty Cycle); AIN- = GND (AS1524) TAMB = TMIN to TMAX (unless otherwise specified). Typical Values at TAMB =  $+25^{\circ}C$ .

Parameter	Symbol	Conditions	Min	Тур	Max	Units
SCLK Pulse Width High	tCH		38			ns
SCLK Pulse Width Low	tc∟		38			ns
SCLK Falling-to-DOUT Transition	tdot	CLOAD = 30pF (see Figure 3, Figure 4, Figure 19 on page 12, Figure 20 on page 12)		28	60	ns
SCLK Rising-to-DOUT <sup>1</sup> Disable	tDOD	CLOAD = 30pF (see Figure 3, Figure 4, Figure 19 on page 12, Figure 20 on page 12)	100	200	500	ns
CNVST Falling-to-MSB Vlid	tCONV	CLOAD = 30pF (see Figure 3, Figure 4, Figure 19 on page 12, Figure 20 on page 12)		3.3	3.7	μs
CNVST Pulse Width	tCSW		30			ns

Table 5. Timing Characteristics

1. Guaranteed by Design and Characterisation.

Figure 3. D	DOUT Ena	ble/Disable	Time L	Load C	ircuits
-------------	----------	-------------	--------	--------	---------





Figure 4. Detailed Serial Interface Timing Diagram



# 7 Typical Operating Characteristics

VDD = 5V; VREF = 2.5V, fSCLK = 8MHz(50% duty), CREF = 4.7µF, TAMB = +25°C (unless otherwise specified). Figure 5. Integral Nonlinearity vs. Digital Output Code Figure 6. Differential Nonlinearity vs. Digital Output Code







Figure 7. Supply Current vs. Supply Voltage










Figure 8. Supply Current vs. Temperature





Figure 10. Supply Current vs. Sampling Rate



austriamicrosystems

Figure 11. Shutdown Current vs. Supply Voltage







Figure 13. Offset Error vs. Supply Voltage










Figure 14. Offset Error vs. Temperature




Figure 16. Gain Error vs. Temperature





Figure 12. Shutdown Current vs. Temperature

*austriamicro*systems

#### Figure 17. FFT @ 10kHz





# 8 Detailed Description

The AS1524/AS1525 employ a successive approximation conversion (SAR) technique and integrated track/hold circuitry to convert analog signals into 12-bit digital output. The serial interface provides easy interfacing to microprocessors. Figure 18 shows the simplified internal structure for the AS1525 (2-channels, single ended) and the AS1524 (1-channel, true differential).

### **True Differential Analog Input Track/Hold**

The equivalent circuit of Figure 18 shows the device input architecture which is composed of track/hold circuitry, input multiplexer, comparator, and switched-capacitor DAC. The track/hold circuitry enters its tracking mode on the rising edge of CNVST. The positive input capacitor is connected to AIN1 or AIN2 (AS1525) or AIN+ (AS1524). The negative input capacitor is connected to GND (AS1525) or AIN- (AS1524).





The track/hold circuitry enters its hold mode on the falling edge of CNVST and the difference between the sampled positive and negative input voltages is converted. The time required for the track/hold to acquire an input signal is determined by how quickly its input capacitance is charged. If the input signal's source impedance is high, the acquisition time lengthens, and CNVST must be held high for a longer period of time. The acquisition time (tACQ) is the maximum time needed for the signal to be acquired, plus the power-up time. tACQ is calculated by:

$$tACQ = 9 x (Rs + RIN) x 20pF + tPWR$$
(EQ 1)

#### Where:

Rs is the source impedance of the input signal; RIN =  $1.5k\Omega$ ; tPWR of 1µs is the power-up time of the device.

**Note:** tACQ is never less than 1.4µs and any source impedance below 300. does not significantly affect the AS1524/ AS1525 AC performance. A high-impedance source can be accommodated either by lengthening tACQ or by placing a 1µF capacitor between the positive and negative analog inputs.

### Selecting AIN1 or AIN2 (AS1525)

Select one of the AS1525 two positive input channels using the CNVST pin (see page 3). If AIN1 is selected (see Figure 19), drive CNVST high to power up the AS1525 and place the track/hold circuitry in track mode with AIN1 connected to the positive input capacitor. Hold CNVST high for tACQ to fully acquire the signal. Drive CNVST low to place the track/hold circuitry in hold mode. The AS1525 then performs a conversion and shutdown automatically. The MSB is available at DOUT after 3.7µs. Data can then be clocked out using SCLK. Clock out all 12 bits of data before driving CNVST high for the next conversion. If all 12 bits of data are not clocked out before CNVST is driven high, AIN2 is selected for the next conversion.

Figure 19.	Single C	conversion	n – AIN1 vs.	GND (AS	S1525), l	Jnipola	ar Mod	le AIN-	+ vs. A	NN- (A	S1524	4)		
tac CNVST	∞ <mark> </mark>		- -	-Sampling I	nstant									
CIVOT		<u> </u>	   											r.
SCLK					4			8				12		i.
dout <sup>H</sup>	iigh Z I	' T '	B11 MSB B10	B9 B	8 B7	B6	B5	B4	B3	B2	B1	B0 LSB	High Z	

If AIN2 is selected (see Figure 20), drive CNVST high for at least 30ns. Next, drive CNVST low for at least 30ns, and then high again. This powers up the AS1525 and places the track/hold circuitry in track mode with AIN2 connected to the positive input capacitor. Next hold CNVST high for tACQ to fully acquire the signal. Drive CNVST low to place the track/hold circuitry in hold mode. The AS1525 then performs a conversion and shuts down automatically. The MSB is available at DOUT after 3.7µs. Data can then be clocked out using SCLK.

Note: If all 12 bits of data are not clocked out before CNVST is driven high, AIN2 is selected for the next conversion.

### Selecting Unipolar or Bipolar Conversions (AS1524)

True-differential conversion (with the AS1524 unipolar and bipolar modes) is selected using pin CNVST (see page 3). AIN+ and AIN- are sampled at the falling edge of CNVST. In unipolar mode, AIN+ can exceed AIN- by up to VREF. The output format is straight binary. In bipolar mode, either input can exceed the other by up to VREF/2. The output format is two's complement. In both modes, the input common mode range can go from GND to VDD.




Figure 20. Single Conversion - AIN2 vs. GND (AS1525), Bipolar Mode AIN+ vs. AIN- (AS1524)

**Note:** In unipolar and bipolar modes, AIN+ and AIN- must not exceed VDD by more than 50mV or be lower than GND by more than 50mV.

If unipolar mode is selected (see Figure 19), drive CNVST high to power up the AS1524 and place the track/hold circuitry in track mode with AIN+ and AIN- connected to the input capacitors. Hold CNVST high for tACQ to fully acquire the signal. Drive CNVST low to place the track/hold circuitry in hold mode. The AS1524 then performs a conversion and shutdown automatically. The MSB is available at DOUT after 3.7µs. Data can then be clocked out using SCLK.

Clock out all 12 bits of data before driving CNVST high for the next conversion. If all 12 bits of data are not clocked out before CNVST is driven high, bipolar mode is selected for the next conversion.

If bipolar mode is selected (see Figure 20), drive CNVST high for at least 30ns. Next, drive CNVST low for at least 30ns and then high again. This places the track/hold circuitry in track mode with AIN+ and AIN- connected to the input capacitors.

Next hold CNVST high for tACQ to fully acquire the signal. Drive CNVST low to place the track/hold circuitry in hold mode. The AS1524 then performs a conversion and shuts down automatically. The MSB is available at DOUT after 3.7µs. Data can then be clocked out using SCLK.

**Note:** If all 12 bits of data are not clocked out before CNVST is driven high, bipolar mode is selected for the next conversion.

### Input Bandwidth

The AS1524/AS1525 input tracking circuitry has a 20MHz small signal bandwidth, so it is possible to digitize highspeed transient events and measure periodic signals with bandwidths exceeding the AS1524/AS1525 sampling rate by using undersampling techniques.

**Note:** To avoid high-frequency signals being aliased into the frequency band of interest, anti-alias filtering is recommended.

### **Analog Input Protection**

Internal protection diodes that clamp the analog input to VDD and GND allow the analog input pins to swing from GND - 0.3V to VDD + 0.3V without damage. Both inputs must not exceed VDD by more than 50mV or be lower than GND by more than 50mV for accurate conversions.

Note: If an off-channel analog input voltage exceeds the supply voltages, the input current should be limited to 2mA.

#### Internal Clock

The AS1524/AS1525 operate from an internal clock, which is accurate within 5% of the 4MHz clock rate. This results in a worst-case conversion time of 3.7µs. The internal clock releases the system microprocessor from running the SAR conversion clock and allows the conversion results to be read back at the processor's convenience, at any clock rate from 0 to 8MHz.


### **Output Data Format**


Figure 19 on page 12 and Figure 20 on page 12 illustrate the conversion timing for the AS1524/AS1525. The 12-bit conversion result is output in MSB-first format. Data on DOUT transitions on the falling edge of SCLK. All 12 bits must be clocked out before CNVST transitions again.

For the AS1524, data is straight binary for unipolar mode and two's complement for bipolar mode. For the AS1525, data is always straight binary.

### **Transfer Function**


Figure 21 on page 13 shows the unipolar transfer function for the AS1524/AS1525. Figure 22 on page 14 shows the bipolar transfer function for the AS1524. Code transitions occur halfway between successive-integer LSB values.





#### Datasheet - Detailed Description





# **9** Application Information

### Automatic Shutdown Mode

With CNVST low, the AS1524/AS1525 default to automatic shutdown (< 0.2µA) mode after power-up and between conversions. After detecting a rising edge of CNVST, the AS1524/AS1525 powers up, sets DOUT low, and enters track mode.

After detecting a falling edge of CNVST, the device enters hold mode and begins the conversion. A maximum of 3.7µs later, the device completes conversion, enters shutdown, and MSB is available at DOUT.

### **External Reference**

An external reference is required for the AS1524/AS1525. Use a 4.7µF bypass capacitor for best performance. The reference input structure allows a voltage range of +1V to VDD + 50mV.

### **Performing a Conversion**


- 1. Use a general-purpose I/O line on the CPU to hold CNVST low between conversions.
- Drive CNVST high to acquire AIN1(AS1525) or unipolar mode (AS1524). To acquire AIN2 (AS1525) or bipolar mode (AS1524), drive CNVST low and high again.
- 3. Hold CNVST high for 1.4µs.
- Drive CNVST low and wait approximately 3.7µs for conversion to complete. After 3.7µs, the MSB is available at DOUT.
- Activate SCLK for a minimum of 12 rising clock edges. DOUT transitions on SCLK's falling edge and is available in MSB-first format. Observe the SCLK to DOUT valid timing characteristic. Clock data into the μP on SCLK's rising edge.


#### **Standard Interface Connections**


The AS1524/AS1525 serial interface is fully compatible with SPI, QSPI, and MICROWIRE. If a serial interface is available, establish the processor's serial interface as a master so that the CPU generates the serial clock for the AS1524/AS1525 and select a clock frequency up to 8MHz.


#### **SPI and Microwire Interface**


When using an SPI (Figure 23) or Microwire interface (Figure 24), set CPOL = CPHA = 0. Two 8-bit readings are necessary to obtain the entire 12-bit result from the AS1524/AS1525. DOUT data transitions on the serial clock's falling edge and is clocked into the processor on SCLK's rising edge. The first 8-bit data stream contains the first 8-bits of DOUT starting with the MSB. The second 8-bit data stream contains the remaining four result bits. DOUT then goes high impedance.














#### **QSPI** Interface

Using the high-speed QSPI interface (Figure 26) with CPOL = 0 and CPHA = 0, the AS1524/AS1525 support a maximum fscLK of 8MHz. One 12- to 16-bit reads are necessary to obtain the entire 12-bit result from the AS1524/AS1525.

DOUT data transitions on the serial clock's falling edge and is clocked into the processor on SCLK's rising edge. The first 12 bits are the data. DOUT then goes high impedance (see Figure 24).

Figure 26. QSPI Serial Interface Connections





Figure 27. QOFT Senai Internace Timing (CFOL	
Sampling Instant	
CNVST	
DOUT B11 B10 B9 B8 B7	B6 B5 B4 B3 B2 B1 B0 High Z


### Eigure 27 OSPI Social Interface Timing (CPOL - CPUL - O)

#### PIC16 and SSP Module and PIC17 Interface

The AS1524/AS1525 are compatible with a PIC16/PIC17 controllers, using the synchronous serial port (SSP) module


To establish SPI communication, connect the PIC16/PIC17 controllers as shown in Figure 28 and configure the PIC16/ PIC17 as system master. This is done by initializing its synchronous serial port control register (SSPCON) and synchronous serial port status register (SSPSTAT) to the bit patterns shown in Table 6 on page 18 and Table 7 on page 18.






In SPI mode, the PIC16/PIC17 processor allow 8 bits of data to be synchronously transmitted and received simultaneously. Two consecutive 8-bit readings (see Figure 29) are necessary to obtain the entire 12-bit result from the AS1524/ AS1525. DOUT data transitions on the serial clock's falling edge and is clocked into the processor on SCLK's rising edge.

The first 8-bit data stream contains the first 8 data bits starting with the MSB. The second data stream contains the remaining bits, D3 through D0.







### Table 6. SSPCON Register Settings

Contr	ol Bit	AS1524/AS1525 Setting	Synchronous Serial Port Control Register (SSPCON)	
WCOL	Bit 7	Х	Write Collision Detection Bit	
SSPOV	Bit 6	Х	Receive Overflow Detect Bit	
SSPEN	Bit 5	1	<ul> <li>Synchronous Serial Port Enable</li> <li>0: Disables serial port and configures these pins as I/O port pins.</li> <li>1: Enables serial port and configures SCK, SDO, and SCI pins as serial port pins.</li> </ul>	
CKP	Bit 4	0	Clock Polarity Select Bit. CKP = 0 for SPI master mode selection.	
SSPM3:1	Bit 3:1	0	Synchronous Serial Port Mode Select Bit. Sets SPI master mode and selects FCLK = fOSC / 16.	
SSPM0	Bit 0	1		


### Table 7. SSPSTAT Register Settings

Control Bit AS1524/AS1525 Setting		AS1524/AS1525 Setting	Synchronous Serial Status Register (SSPSTAT)	
SMP	Bit 7	0	<b>SPI Data Input Sample Phase.</b> Input data is sampled at the middle of the data output time.	
CKE	Bit 6	1	<b>SPI Clock Edge Select Bit.</b> Data is transmitted on the rising edge of the serial clock.	
D/A	Bit 5	Х	Data Address Bit	
Р	Bit 4	Х	Stop Bit	
S	Bit 3	Х	Start Bit	
R/W	Bit 2	Х	Read/Write Bit Information	
UA	Bit 1	Х	Update Address	
BF	Bit 0	Х	Buffer Full Status Bit	

### Layout and Grounding Considerations

The AS1524/AS1525 require proper layout and design procedures for optimum performance.

- Use printed circuit boards; wirewrap boards should not be used.
- Separate analog and digital traces from each other. Analog and digital traces should not run parallel to each other (especially clock traces).
- Digital traces should not run beneath the AS1524/AS1525.
- Use a single-point analog ground at GND, separate from the digital ground (see Figure 30). Connect all other analog grounds and DGND to this star ground point for further noise reduction. No other digital system ground should be connected to this single-point analog ground. The ground return to the power supply for this ground should be low impedance and as short as possible for noise-free operation.
- High-frequency noise in the VDD power supply may affect the AS1524/AS1525 high-speed comparator. Bypass this supply to the single-point analog ground with 0.1µF and 4.7µF bypass capacitors (see Figure 30). The bypass capacitors should be placed as close to the device as possible for optimum power supply noise-rejection. If the power supply is very noisy, a 10Ω resistor can be connected as a low-pass filter to attenuate supply noise
- Power components such as the inductor, converter IC, filter capacitors, and output diode should be placed as close together as possible, and their traces should be kept short, direct, and wide.
- Keep the voltage feedback network very close to the device, within 5mm (0.2") of the pin.
- Keep noisy traces, such as those from the pin LX, away from the voltage feedback network and guarded from them using grounded copper traces.





#### Figure 30. Recommended Ground Design


# **10 Package Drawings and Markings**

The devices are available in a 8-pin TDFN (3x3mm) package.









Symbol	Min	Тур	Max	Notes
A	0.70	0.75	0.80	1, 2
A1	0.00	0.02	0.05	1, 2
A3		0.20 REF		1, 2
L1			0.15	1, 2
L2			0.13	1, 2
aaa		0.15		1, 2
bbb		0.10		1, 2
CCC		0.10		1, 2
ddd		0.05		1, 2
eee		0.08		1, 2
ggg		0.10		1, 2

Symbol	Min	Тур	Max	Notes
D BSC		3.00		1, 2
E BSC		3.00		1, 2
D2	1.60		2.50	1, 2
E2	1.35		1.75	1, 2
L	0.30	0.40	0.50	1, 2
θ	0°		14º	1, 2
K	0.20			1, 2
b	0.25	0.30	0.35	1, 2, 5
е		0.65		
Ν		8		1, 2
ND		4		1, 2, 5

#### Notes:

- 1. Figure 31 is shown for illustration only.
- 2. All dimensions are in millimeters; angles in degrees.
- 3. Dimensioning and tolerancing conform to ASME Y14.5 M-1994.
- 4. N is the total number of terminals.

5. The terminal #1 identifier and terminal numbering convention shall conform to *JEDEC 95-1, SPP-012*. Details of terminal #1 identifier are optional, but must be located within the zone indicated. The terminal #1 identifier may be either a mold or marked feature.

6. Dimension b applies to metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.

- 7. ND refers to the maximum number of terminals on side D.
- 8. Unilateral coplanarity zone applies to the exposed heat sink slug as well as the terminals

# **11 Ordering Information**

The devices are available as the standard products shown in Table 8.

Table 8. Ordering Information

Ordering Code	Description	Delivery Form	Package
AS1524-BTDT	150ksps, 12-Bit, 1-Channel True-Differential ADC	Tape & Reel	8-pin TDFN (3x3mm)
AS1524-BTDR	150ksps, 12-Bit, 1-Channel True-Differential ADC	Tray	8-pin TDFN (3x3mm)
AS1525-BTDT	150ksps, 12-Bit, 2-Channel Single-Ended ADC	Tape & Reel	8-pin TDFN (3x3mm)
AS1525-BTDR	150ksps, 12-Bit, 2-Channel Single-Ended ADC	Tray	8-pin TDFN (3x3mm)

**Note:** All products are RoHS compliant and Pb-free.

Buy our products or get free samples online at ICdirect: http://www.austriamicrosystems.com/ICdirect

For further information and requests, please contact us mailto:sales@austriamicrosystems.com or find your local distributor at http://www.austriamicrosystems.com/distributor

## Copyrights

Copyright © 1997-2009, austriamicrosystems AG, Tobelbaderstrasse 30, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

### Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.



### **Contact Information**

Headquarters austriamicrosystems AG Tobelbaderstrasse 30 A-8141 Unterpremstaetten, Austria

Tel: +43 (0) 3136 500 0 Fax: +43 (0) 3136 525 01

For Sales Offices, Distributors and Representatives, please visit: http://www.austriamicrosystems.com/contact