N-channel TrenchPLUS logic level FET

Rev. 02 — 16 February 2009

**Product data sheet** 

### 1. Product profile

### 1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. The devices include TrenchPLUS diodes for ElectroStatic Discharge (ESD) protection and temperature sensing. This product has been designed and qualified to the appropriate AEC standard for use in automotive critical applications.

Electrostatically robust due to

integrated protection diodes

on-state resistance

Protected drive for lamps

(EPAS)

Low conduction losses due to low

Electrical Power Assisted Steering

### **1.2 Features and benefits**

- Allows responsive temperature monitoring due to integrated temperature sensor
- Q101 compliant

### 1.3 Applications

- 12 V and 24 V high power motor drives
- Automotive and general purpose power switching

### 1.4 Quick reference data

Table 1. **Quick reference** Unit Symbol Parameter Conditions Min Typ Max T<sub>i</sub> ≥ 25 °C; T<sub>i</sub> ≤ 175 °C V V<sub>DS</sub> drain-source voltage 55 -- $V_{GS} = 5 V$ ;  $T_{mb} = 25 °C$ ; see Figure 2 and 3 140 А  $I_D$ drain current [1] --W P<sub>tot</sub> total power dissipation  $T_{mb} = 25 \text{ °C}; \text{ see Figure 1}$ 272 --°С Ti junction temperature -55 175 -**Static characteristics** V<sub>GS</sub> = 4.5 V; I<sub>D</sub> = 50 A; T<sub>i</sub> = 25 °C drain-source on-state 6 7.7 mΩ R<sub>DSon</sub> resistance V<sub>GS</sub> = 10 V; I<sub>D</sub> = 50 A; T<sub>i</sub> = 25 °C 5.2 6.2 mΩ -7  $V_{GS} = 5 \text{ V}$ ;  $I_D = 50 \text{ A}$ ;  $T_i = 25 \text{ °C}$ ; see Figure 7 and 8 5.8 mΩ temperature sense diode  $I_F = 250 \ \mu\text{A}; T_i > -55 \ ^\circ\text{C}; T_i < 175 \ ^\circ\text{C}$ -1.54 -1.68 mV/K -1.4 S<sub>F(TSD)</sub> temperature coefficient temperature sense diode  $I_F = 250 \ \mu\text{A}; T_i = 25 \ ^\circ\text{C}$ 648 658 668 mV V<sub>F(TSD)</sub> forward voltage

[1] Current is limited by power dissipation chip rating.



### 2. Pinning information

| Table 2. | Pinning | information                 |                    |                |
|----------|---------|-----------------------------|--------------------|----------------|
| Pin      | Symbol  | Description                 | Simplified outline | Graphic symbol |
| 1        | G       | gate                        |                    |                |
| 2        | А       | anode                       | mb                 |                |
| 3        | D       | drain                       |                    |                |
| 4        | K       | cathode                     | i i<br>!           | (本「一平)         |
| 5        | S       | source                      |                    |                |
| mb       | D       | mounting base; connected to |                    | S K            |
|          |         | drain                       | SOT426<br>(D2PAK)  | mbl317         |

### 3. Ordering information

# Table 3. Ordering information Type number Package Name Description Version BUK9107-55ATE D2PAK plastic single-ended surface-mounted package (D2PAK); 5 leads (one soft26 lead cropped)

### 4. Limiting values

#### Table 4. Limiting values


In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol                     | Parameter  | Conditions   |     | Min  | Max | Unit |
|----------------------------|--|--|-----|------|-----|------|
| V <sub>DS</sub>            | drain-source voltage                             | T <sub>j</sub> ≥ 25 °C; T <sub>j</sub> ≤ 175 °C  |     | -    | 55  | V    |
| V <sub>GS</sub>            | gate-source voltage                              |  | [1] | -15  | 15  | V    |
| I <sub>D</sub>             | drain current                                    | $T_{mb} = 25 \text{ °C}; V_{GS} = 5 \text{ V}; \text{ see } \frac{\text{Figure 2}}{\text{Figure 2}};$  | [2] | -    | 140 | А    |
|                            |  | see Figure 3   | [3] | -    | 75  | А    |
|                            |  | $T_{mb}$ = 100 °C; $V_{GS}$ = 5 V; see <u>Figure 2</u>   | [3] | -    | 75  | А    |
| I <sub>DM</sub>            | peak drain current                               | $T_{mb}$ = 25 °C; $t_p \le 10 \ \mu$ s; pulsed; see Figure 3   |     | -    | 560 | А    |
| P <sub>tot</sub>           | total power dissipation                          | T <sub>mb</sub> = 25 °C; see <u>Figure 1</u>   |     | -    | 272 | W    |
| I <sub>GS(CL)</sub>        | gate-source clamping                             | continuous   |     | -    | 10  | mA   |
|                            | current  | pulsed; $t_p = 5 \text{ ms}; \delta = 0.01$  |     | -    | 50  | mA   |
| V <sub>isol(FET-TSD)</sub> | FET to temperature sense diode isolation voltage |  |     | -100 | 100 | V    |
| T <sub>stg</sub>           | storage temperature                              |  |     | -55  | 175 | °C   |
| Tj                         | junction temperature                             |  |     | -55  | 175 | °C   |
| V <sub>DGS</sub>           | drain-gate voltage                               |  |     | -    | 55  | V    |
| Source-drai                | n diode  |  |     |      |     |      |
| I <sub>S</sub>             | source current                                   | T <sub>mb</sub> = 25 °C  | [2] | -    | 140 | А    |
|                            |  |  | [3] | -    | 75  | А    |
| I <sub>SM</sub>            | peak source current                              | $t_p \le 10 \ \mu s$ ; pulsed; $T_{mb} = 25 \ ^{\circ}C$   |     | -    | 560 | А    |
| Clamping                   |  |  |     |      |     |      |
| E <sub>DS(CL)S</sub>       | non-repetitive drain-source<br>clamping energy   | $\label{eq:ID} \begin{array}{l} I_D = 75 \text{ A}; \ V_{DS} \leq 55 \text{ V}; \ V_{GS} = 5 \text{ V}; \ R_{GS} = 50 \ \Omega; \\ \text{unclamped}; \ T_{j(\text{init})} = 25 \ ^\circ\text{C} \end{array}$ |     | -    | 500 | mJ   |
| Electrostatio              | c discharge                                      |  |     |      |     |      |
| V <sub>esd</sub>           | electrostatic discharge<br>voltage               | HBM; C = 100 pF; R = 1.5 k\Omega; pins 1, 3, 5   |     | -    | 6   | kV   |

[1] Voltage is limited by clamping.


[2] Current is limited by power dissipation chip rating.

[3] Continuous current is limited by package.



### 5. Thermal characteristics


| Table 5.              | Thermal characteristics                                 | ;  |     |     |      |      |
|-----------------------|---|--|-----|-----|------|------|
| Symbol                | Parameter   | Conditions   | Min | Тур | Max  | Unit |
| R <sub>th(j-a)</sub>  | thermal resistance from junction to ambient             | mounted on printed-circuit board;<br>minimum footprint | -   | -   | 50   | K/W  |
| R <sub>th(j-mb)</sub> | thermal resistance from<br>junction to mounting<br>base | see Figure 4   | -   | -   | 0.55 | K/W  |





### 6. Characteristics


| Table 6.               | Characteristics  |   |      |       |       |      |
|------------------------|--|---|------|-------|-------|------|
| Symbol                 | Parameter  | Conditions  | Min  | Тур   | Max   | Unit |
| Static cha             | racteristics   |   |      |       |       |      |
| V <sub>(BR)DSS</sub>   | drain-source   | $I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$  | 55   | -     | -     | V    |
|                        | breakdown voltage  | $I_D$ = 0.25 mA; $V_{GS}$ = 0 V; $T_j$ = -55 °C   | 50   | -     | -     | V    |
| V <sub>GS(th)</sub>    | gate-source threshold voltage                            | $I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ °C};$<br>see Figure 9   | 1    | 1.5   | 2     | V    |
|                        |  | $I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 175 \text{ °C};$<br>see <u>Figure 9</u>                                 | 0.5  | -     | -     | V    |
|                        |  | $I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = -55 \text{ °C};$<br>see Figure 9  | -    | -     | 2.3   | V    |
| I <sub>DSS</sub>       | drain leakage current                                    | $V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}; \text{ T}_{j} = 25 \text{ °C}$  | -    | 0.1   | 10    | μA   |
|                        |  | $V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}; \text{ T}_{j} = 175 \text{ °C}$                                       | -    | -     | 250   | μA   |
| V <sub>(BR)GSS</sub>   | gate-source breakdown                                    | I <sub>G</sub> = -1 mA; -55 °C < T <sub>j</sub> < 175 °C  | 12   | 15    | -     | V    |
|                        | voltage  | $I_G = 1 \text{ mA}; -55 \text{ °C} < T_j < 175 \text{ °C}$   | 12   | 15    | -     | V    |
| I <sub>GSS</sub>       | gate leakage current                                     | $V_{DS} = 0 \text{ V}; V_{GS} = 5 \text{ V}; T_j = 25 \text{ °C}$   | -    | 5     | 1000  | nA   |
|                        |  | $V_{DS} = 0 V; V_{GS} = -5 V; T_j = 25 °C$  | -    | 5     | 1000  | nA   |
| R <sub>DSon</sub>      | drain-source on-state<br>resistance                      | $V_{GS} = 5 \text{ V}; I_D = 50 \text{ A}; T_j = 25 \text{ °C};$<br>see Figure 7; see Figure 8                      | -    | 5.8   | 7     | mΩ   |
|                        |  | V <sub>GS</sub> = 5 V; I <sub>D</sub> = 50 A; T <sub>j</sub> = 175 °C;<br>see <u>Figure 7</u> ; see <u>Figure 8</u> | -    | -     | 14    | mΩ   |
|                        |  | $V_{GS}$ = 4.5 V; I <sub>D</sub> = 50 A; T <sub>j</sub> = 25 °C   | -    | 6     | 7.7   | mΩ   |
|                        |  | $V_{GS}$ = 10 V; I <sub>D</sub> = 50 A; T <sub>j</sub> = 25 °C  | -    | 5.2   | 6.2   | mΩ   |
| V <sub>F(TSD)</sub>    | temperature sense<br>diode forward voltage               | I <sub>F</sub> = 250 μA; T <sub>j</sub> = 25 °C   | 648  | 658   | 668   | mV   |
| S <sub>F(TSD)</sub>    | temperature sense<br>diode temperature<br>coefficient    | I <sub>F</sub> = 250 μA; T <sub>j</sub> > -55 °C; T <sub>j</sub> < 175 °C   | -1.4 | -1.54 | -1.68 | mV/K |
| V <sub>F(TSD)hys</sub> | temperature sense<br>diode forward voltage<br>hysteresis | I <sub>F</sub> > 125 μΑ; I <sub>F</sub> < 250 μΑ; T <sub>j</sub> = 25 °C  | 25   | 32    | 50    | mV   |
| Dynamic of             | characteristics  |   |      |       |       |      |
| Q <sub>G(tot)</sub>    | total gate charge  | $I_D = 50 \text{ A}; V_{DS} = 44 \text{ V}; V_{GS} = 5 \text{ V};$  | -    | 108   | -     | nC   |
| Q <sub>GS</sub>        | gate-source charge                                       | T <sub>j</sub> = 25 °C; see <u>Figure 14</u>  | -    | 15    | -     | nC   |
| Q <sub>GD</sub>        | gate-drain charge  |   | -    | 47    | -     | nC   |
| C <sub>iss</sub>       | input capacitance  | V <sub>GS</sub> = 0 V; V <sub>DS</sub> = 25 V; f = 1 MHz;   | -    | 5836  | -     | pF   |
| C <sub>oss</sub>       | output capacitance                                       | T <sub>j</sub> = 25 °C; see <u>Figure 12</u>  | -    | 958   | -     | pF   |
| C <sub>rss</sub>       | reverse transfer capacitance                             |   | -    | 595   | -     | pF   |
| t <sub>d(on)</sub>     | turn-on delay time                                       | $V_{DS}$ = 30 V; $R_L$ = 1.2 $\Omega$ ; $V_{GS}$ = 5 V;   | -    | 51    | -     | ns   |
| t <sub>r</sub>         | rise time  | $R_{G(ext)} = 10 \Omega; T_j = 25 $ °C  | -    | 202   | -     | ns   |
| t <sub>d(off)</sub>    | turn-off delay time                                      |   | -    | 341   | -     | ns   |
| t <sub>f</sub>         | fall time  |   | -    | 207   | -     | ns   |

| Table 6.        | Characteristics continued     |  |     |      |     |      |  |  |
|-----------------|-------------------------------|--|-----|------|-----|------|--|--|
| Symbol          | Parameter                     | Conditions   | Min | Тур  | Max | Unit |  |  |
| L <sub>D</sub>  | internal drain<br>inductance  | from upper edge of drain mounting base to centre of die; $T_j = 25 \text{ °C}$                                 | -   | 2.5  | -   | nH   |  |  |
| L <sub>S</sub>  | internal source<br>inductance | from source lead to source bond pad;<br>$T_j = 25 \ ^{\circ}C$   | -   | 7.5  | -   | nH   |  |  |
| Source-d        | rain diode                    |  |     |      |     |      |  |  |
| $V_{SD}$        | source-drain voltage          | I <sub>S</sub> = 25 A; V <sub>GS</sub> = 0 V; T <sub>j</sub> = 25 °C;<br>see <u>Figure 17</u>                  | -   | 0.85 | 1.2 | V    |  |  |
| t <sub>rr</sub> | reverse recovery time         | $I_{S} = 20 \text{ A}; \text{ d}I_{S}/\text{d}t = -100 \text{ A}/\mu\text{s}; \text{ V}_{GS} = -10 \text{ V};$ | -   | 85   | -   | ns   |  |  |
| Q <sub>r</sub>  | recovered charge              | V <sub>DS</sub> = 30 V; T <sub>j</sub> = 25 °C   | -   | 250  | -   | nC   |  |  |









#### N-channel TrenchPLUS logic level FET

### 7. Package outline




Fig 18. Package outline SOT426 (D2PAK)

# 8. Revision history

| Table 7. Revision histor                  | У                               |  |                        |                          |
|---|---------------------------------|--|------------------------|--------------------------|
| Document ID                               | Release date                    | Data sheet status                                  | Change notice          | Supersedes               |
| BUK9107-55ATE_2                           | 20090216                        | Product data sheet                                 | -                      | BUK9107_9907_55ATE-01    |
| Modifications:                            |                                 | of this data sheet has been of NXP Semiconductors. | en redesigned to comp  | ly with the new identity |
|   | <ul> <li>Legal texts</li> </ul> | have been adapted to the                           | new company name v     | where appropriate.       |
|   | <ul> <li>Type number</li> </ul> | er BUK9107-55ATE separ                             | ated from data sheet E | 3UK9107_9907_55ATE-01.   |
| BUK9107_9907_55ATE-01<br>(9397 750 09138) | 20020207                        | Product data sheet                                 | -                      | -                        |

### 9. Legal information

### 9.1 Data sheet status

| Document status [1][2]         | Product status <sup>[3]</sup> | Definition  |
|--------------------------------|-------------------------------|---|
| Objective [short] data sheet   | Development                   | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification                 | This document contains data from the preliminary specification.                       |
| Product [short] data sheet     | Production                    | This document contains the product specification.                                     |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions"

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 9.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 9.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

# 10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

#### N-channel TrenchPLUS logic level FET

### **11. Contents**

| 1   | Product profile1         |
|-----|--------------------------|
| 1.1 | General description1     |
| 1.2 | Features and benefits1   |
| 1.3 | Applications1            |
| 1.4 | Quick reference data1    |
| 2   | Pinning information2     |
| 3   | Ordering information2    |
| 4   | Limiting values3         |
| 5   | Thermal characteristics5 |
| 6   | Characteristics6         |
| 7   | Package outline12        |
| 8   | Revision history13       |
| 9   | Legal information14      |
| 9.1 | Data sheet status14      |
| 9.2 | Definitions14            |
| 9.3 | Disclaimers              |
| 9.4 | Trademarks14             |
| 10  | Contact information14    |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2009.

founded by
PHILIPS

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: Rev. 02 — 16 February 2009

Document identifier: BUK9107-55ATE\_2

All rights reserved.