## 8-bit Microcontrollers

**CMOS** 

# F<sup>2</sup>MC-8FX MB95430H Series

## MB95F432H/F433H/F434H MB95F432K/F433K/F434K

#### **■ DESCRIPTION**

MB95430H is a series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of this series contain a variety of peripheral resources.

Note: F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

#### **■ FEATURES**

• F2MC-8FX CPU core

Instruction set optimized for controllers

- · Multiplication and division instructions
- 16-bit arithmetic operations
- · Bit test branch instructions
- Bit manipulation instructions, etc.
- Clock
  - · Selectable main clock source

Main OSC clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz) External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz) Main CR clock (1/8/10/12.5 MHz ±2%, maximum machine clock frequency: 12.5 MHz)

Selectable subclock source

Sub-OSC clock (32.768 kHz)

External clock (32.768 kHz)

Sub-CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 200 kHz)

- Timer
  - 8/16-bit composite timer × 1 channel
  - 16-bit PPG × 1 channel
  - 16-bit free-running timer × 1 channel
  - 16-bit output compare × 2 channels
  - Time-base timer × 1 channel
  - Watch prescaler × 1 channel
- UART/SIO × 1 channel
  - · Full duplex double buffer
  - Capable of clock-asynchronous (UART) serial data transfer and clock-synchronous (SIO) serial data transfer

(Continued)

For the information for microcontroller supports, see the following website.

http://edevice.fujitsu.com/micom/en-support/



- I<sup>2</sup>C × 1 channel
  - Built-in wake-up function
- Voltage comparator × 4 channels
- Operational amplifier (OPAMP) × 1 channel
  - Software-select programmable gain
  - Software-select standalone option
  - · Power down function included
- External interrupt × 8 channels
  - Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
  - Can be used to wake up the device from different low power consumption (standby) modes
- 8/10-bit A/D converter × 17 channels
  - 8-bit and 10-bit resolution can be chosen.
- Low power consumption (standby) modes
  - Stop mode
  - Sleep mode
  - · Watch mode
  - Time-base timer mode
- I/O port
  - MB95F432H/F433H/F434H (maximum no. of I/O ports: 28)

General-purpose I/O ports (N-ch open drain) : 1

General-purpose I/O ports (CMOS I/O) : 27

• MB95F432K/F433K/F434K (maximum no. of I/O ports: 29)

General-purpose I/O ports (N-ch open drain) : 2 General-purpose I/O ports (CMOS I/O) : 27

On-chip debug

- · 1-wire serial control
- Serial writing supported (asynchronous mode)
- Hardware/software watchdog timer
  - Built-in hardware watchdog timer
  - Built-in software watchdog timer
- Low-voltage detection reset circuit
  - · Built-in low-voltage detector
- Clock supervisor counter
  - Built-in clock supervisor counter function
- Programmable port input voltage level
  - CMOS input level / hysteresis input level
- Dual operation Flash memory
  - The erase/write operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.
- Flash memory security function
  - · Protects the content of the Flash memory

## **■ PRODUCT LINE-UP**

Part number										
	MB95F432H	MB95F433H	MB95F434H	MB95F432K	MB95F433K	MB95F434K				
Parameter										
Type		Flash memory product								
Clock			i lasii illelii	lory product						
supervisor	It supervises th	t supervises the main clock oscillation.								
counter	'	•								
Program ROM capacity	8 Kbyte	8 Kbyte 12 Kbyte 20 Kbyte 8 Kbyte 12 Kbyte 20								
RAM capacity	240 bytes	240 bytes	496 bytes	240 bytes	240 bytes	496 bytes				
Low-voltage		No			Yes					
detection reset										
Reset input		Dedicated		Se	lected by softw	are				
CPU functions	Interrupt proces	ength yth uction execution ssing time		d 16 bits (with machine d with machine cl	lock = 16.25 MH	,				
General- purpose I/O	I/O ports (Max) CMOS I/O: 27 N-ch open drai			I/O ports (Max) CMOS I/O: 27 N-ch open drai						
Time-base timer	Interrupt cycle:	0.256 ms to 8.3	3 s (when extern	nal clock = 4 MH	Hz)					
Hardware/ software watchdog timer		llation clock at			dware watchdo	g timer.				
Wild register	It can be used	to replace three	bytes of data.							
8/10-bit A/D	17 channels (C	h. 16 is the cha	nnel for OPAM	P output.)						
converter	8-bit resolution	and 10-bit reso	lution can be ch	nosen.						
	1 channel									
8/16-bit composite timer	It has built-in time Count clock: it c	The timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel". t has built-in timer function, PWC function, PWM function and input capture function.  Count clock: it can be selected from internal clocks (seven types) and external clocks. t can output square wave.								
External interrupt				alling edge, or be erent standby m		be selected.)				
On-chip debug	1-wire serial co It supports seri	ntrol al writing. (asyn	chronous mode	e)						
UART/SIO	1 channel  Data transfer with UART/SIO is enabled.  It has a full duplex double buffer, variable data length (5/6/7/8 bits), a built-in baud rate generator and an error detection function.  It uses the NRZ type transfer format.  LSB-first data transfer and MSB-first data transfer are available to use.  Clock-asynchronous (UART) serial data transfer and clock-synchronous (SIO) serial data transfer is enabled.									
	•					(Continue				

(Continued)	ı		T	ı	T.	T		
Part number	MB95F432H	MB95F433H	MB95F434H	MB95F432K	MB95F433K	MB95F434K		
Parameter								
	1 channel							
l <sup>2</sup> C	and a wake-up	or function, an a function.	I receiving arbitration functi ting and detecti					
16-bit PPG			ode are availab unctional timer					
Output compare	1 channel of 16 2 channels of 1		g timer with a compare	ompare buffer				
Voltage comparator	4 channels							
OPAMP	select close loc resistor values. It selects close	This is an operational amplifier used in an induction heater. It contains 7 software (registers) select close loop gain selections for ground current sensing according to different sense resistor values. The OPAMP can also work as a standalone OPAMP. It selects closed loop gain for ground current sensing according to different sense resistor values of a standalone OPAMP.						
Watch prescaler	Eight different t	ime intervals ca	an be selected.					
Flash memory	It supports automatic programming, Embedded Algorithm, and write/erase/erase-suspend/ erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. Number of write/erase cycles: 100000 Data retention time: 20 years Flash security feature for protecting the content of the Flash memory							
Standby mode	Sleep mode, stop mode, watch mode, time-base timer mode							
Package		FPT-32P-M30 DIP-32P-M06						

## ■ PACKAGES AND CORRESPONDING PRODUCTS

Part number Package	MB95F432H	MB95F433H	MB95F434H	MB95F432K	MB95F433K	MB95F434K
FPT-32P-M30	0	0	0	0	0	0
DIP-32P-M06	0	0	0	0	0	0

O: Available

#### ■ DIFFERENCES AMONG PRODUCTS AND NOTES ON PRODUCT SELECTION

#### • Current consumption

When using the on-chip debug function, take account of the current consumption of flash erase/write. For details of current consumption, see "

ELECTRICAL CHARACTERISTICS".

#### • Package

For details of information on each package, see "■ PACKAGES AND CORRESPONDING PRODUCTS" and "■ PACKAGE DIMENSIONS".


#### Operating voltage


The operating voltage varies, depending on whether the on-chip debug function is used or not. For details of the operating voltage, see "■ ELECTRICAL CHARACTERISTICS".

#### • On-chip debug function

The on-chip debug function requires that Vcc, Vss and one serial wire be connected to an evaluation tool.

#### **■ PIN ASSIGNMENT**





## **■ PIN DESCRIPTION**

Pin	no.		I/O		
LQFP32*1	SH-DIP32*2	Pin name	circuit type*3	Function	
		PG2		General-purpose I/O port	
1	5	PPG	С	16-bit PPG output pin	
'		X1A		Subclock I/O oscillation pin	
		OUT1		Output compare ch. 1 output pin	
		PG1		General-purpose I/O port	
		TRG		16-bit PPG trigger input pin	
2	6	ADTG	С	A/D converter trigger input pin	
2		X0A		Subclock I/O oscillation pin	
		BZ		Buzzer output pin	
		OUT0		Output compare ch. 0 output pin	
3	7	Vcc	_	Power supply pin	
4	8	С	_	Capacitor connection pin	
5	9	P60	K	General-purpose I/O port	
5	9	OPAMP_P		Operational amplifier input pin	
6	10	P61	К	General-purpose I/O port	
0	10	OPAMP_N		Operational amplifier input pin	
7	11	P62	J	General-purpose I/O port	
/	11	OPAMP_O		Operational amplifier output pin	
		P12		General-purpose I/O port	
		EC0		8/16-bit composite timer external clock input pin	
8	12	UI	Н	UART/SIO data input pin	
		SCL		I <sup>2</sup> C clock I/O pin	
		DBG		DBG input pin	
		P00		General-purpose I/O port	
9	13	INT00	E	External interrupt input pin	
		AN00		A/D converter analog input pin	
		P01		General-purpose I/O port	
10	14	INT01	E	External interrupt input pin	
10	14	AN01		A/D converter analog input pin	
		BZ		Buzzer output pin	
		P02		General-purpose I/O port	
11	15	INT02	E	External interrupt input pin	
11	10	AN02		A/D converter analog input pin	
			UCK		UART/SIO clock I/O pin

Pin	no.		I/O			
LQFP32*1	SH-DIP32*2	Pin name	circuit type*3	Function		
		P03		General-purpose I/O port		
	16	INT03		External interrupt input pin		
12		AN03	F	A/D converter analog input pin		
		UO		UART/SIO data output pin		
	 	SDA		I <sup>2</sup> C data I/O pin		
		P04		General-purpose I/O port		
	 	INT04		External interrupt input pin		
13	17	AN04	F	A/D converter analog input pin		
	 	UI		UART/SIO data input pin		
		SCL		I <sup>2</sup> C clock I/O pin		
		P05		General-purpose I/O port		
14	10	INT05	] _	External interrupt input pin		
14	18	AN05	- E	A/D converter analog input pin		
		TO0		Timer output pin		
	19	P06		General-purpose I/O port		
15		INT06	E	External interrupt input pin		
15		AN06		A/D converter analog input pin		
		TO1		Timer output pin		
		P07		General-purpose I/O port		
16	20	INT07	] - E	External interrupt input pin		
10	20	20	20	AN07		A/D converter analog input pin
	 	EC0		8/16-bit composite timer external clock input pin		
		P70		General-purpose I/O port		
17	21	CMP0_O	D	Comparator ch. 0 output pin		
17	21	OUT0	]	Output compare ch. 0 output pin		
		TRG		16-bit PPG trigger input pin		
		P71		General-purpose I/O port		
18	22	CMP0_P	ı	Comparator ch. 0 positive input pin		
	 	AN08		A/D converter analog input pin		
		P72		General-purpose I/O port		
19	23	CMP0_N	ı	Comparator ch. 0 negative input pin		
		AN09		A/D converter analog input pin		
		P73		General-purpose I/O port		
20	24	CMP1_O		Comparator ch. 1 output pin		
20	24	OUT1	- D	Output compare ch. 1 output pin		
		PPG		16-bit PPG output pin		


Pin	no.								
LQFP32*1	SH-DIP32*2	Pin name	circuit type*3	Function					
		P74		General-purpose I/O port					
21	25	CMP1_P I	I	Comparator ch. 1 positive input pin					
		AN10		A/D converter analog input pin					
		P75		General-purpose I/O port					
22	26	CMP1_N	I	Comparator ch. 1 negative input pin					
		AN11		A/D converter analog input pin					
		P76		General-purpose I/O port					
23	27	CMP2_O	D	Comparator ch. 2 output pin					
		UCK		UART/SIO clock I/O pin					
		P63		General-purpose I/O port					
24	28	CMP2_P	I	Comparator ch. 2 positive input pin					
		AN12		A/D converter analog input pin					
	29	P64	P64 CMP2_N I AN13	General-purpose I/O port					
25		CMP2_N		Comparator ch. 2 negative input pin					
		AN13		A/D converter analog input pin					
		P65		General-purpose I/O port					
26	30	30	30	30	CMP3_O	L	Comparator ch. 3 output pin		
20					30	30	30	30	30
		SDA		I <sup>2</sup> C data I/O pin					
		P66		General-purpose I/O port					
27	31	CMP3_P	I	Comparator ch. 3 positive input pin					
		AN14		A/D converter analog input pin					
		P67		General-purpose I/O port					
28	32	CMP3_N	I	Comparator ch. 3 negative input pin					
		AN15		A/D converter analog input pin					
		PF2		General-purpose I/O port					
29	1	RST	А	Reset pin Dedicated reset pin in MB95F432H/F433H/F434H					
30	2	PF0	- В	General-purpose I/O port					
30		X0	] P	Main clock I/O oscillation pin					
01	2	PF1	В	General-purpose I/O port					
31	3	X1	- В	Main clock I/O oscillation pin					
32	4	Vss		Power supply pin (GND)					


<sup>\*1:</sup> Package code: FPT-32P-M30 \*2: Package code: DIP-32P-M06


10

<sup>\*3:</sup> For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

#### **■ I/O CIRCUIT TYPE**







#### ■ NOTES ON DEVICE HANDLING

#### • Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating. In a CMOS IC, if a voltage higher than  $V_{CC}$  or a voltage lower than  $V_{SS}$  is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "1. Absolute Maximum Ratings" of "

ELECTRICAL CHARACTERISTICS" is applied to the  $V_{CC}$  pin or the  $V_{SS}$  pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

#### Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the Vcc power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in Vcc ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard Vcc value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

#### Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

#### **■ PIN CONNECTION**

#### • Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k $\Omega$ . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

#### Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the Vcc pin and the Vss pin to the power supply and ground outside the device. In addition, connect the current supply source to the Vcc pin and the Vss pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1  $\mu$ F as a bypass capacitor between the  $V_{CC}$  pin and the  $V_{SS}$  pin at a location close to this device.

#### • DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the Vcc or Vss pin when designing the layout of the printed circuit board. The DBG pin should not stay at "L" level after power-on until the reset output is released.

#### • RST pin


Connect the RST pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the  $\overline{RST}$  pin and the Vcc or Vss pin when designing the layout of the printed circuit board.


The RST/PF2 pin functions as the reset input/output pin after power-on. In addition, the reset output of the RST/PF2 pin can be enabled by the RSTOE bit in the SYSC1 register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit in the SYSC1 register.

#### • C pin

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the  $V_{CC}$  pin must have a capacitance larger than  $C_S$ . For the connection to a smoothing capacitor  $C_S$ , see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and  $C_S$  and the distance between  $C_S$  and the  $C_S$  pin when designing the layout of a printed circuit board.



#### **■ BLOCK DIAGRAM**



#### **■ CPU CORE**

• Memory Space

The memory space of the MB95430H Series is 64 Kbyte in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95430H Series are shown below.

Memory Maps

	MB95F432H/F432K	MB95F433H/F433K	MB95F434H/F434K
0000н 0080н 0090н 0100н	I/O Access prohibited RAM 240 bytes Register	0000н 0080н 0090н 0100н	0000H 0080H 0090H 0100H RAM 496 bytes Register
0180н	Access prohibited	Access prohibited	0200H 0280H Access prohibited
0F80н 1000н	Extended I/O	0F80 <sub>H</sub> Extended I/O	0F80 <sub>H</sub> Extended I/O
В000н	Access prohibited	Access prohibited	Access prohibited
С000н	Flash 4 Kbyte	C000H Flash 4 Kbyte  Access prohibited	
	Access prohibited	Е000н	Flash 20 Kbyte
F000H	Flash 4 Kbyte	Flash 8 Kbyte	FFFFH

## ■ I/O MAP

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000в
0001н	DDR0	Port 0 direction register	R/W	0000000в
0002н	PDR1	Port 1 data register	R/W	0000000В
0003н	DDR1	Port 1 direction register	R/W	0000000в
0004н		(Disabled)	_	_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	111111111
0006н	_	(Disabled)	_	_
0007н	SYCC	System clock control register	R/W	0000Х011в
0008н	STBC	Standby control register	R/W	00000XXXB
0009н	RSRR	Reset source register	R/W	XXXXXXXX
000Ан	TBTC	Time-base timer control register	R/W	0000000в
000Вн	WPCR	Watch prescaler control register	R/W	0000000в
000Сн	WDTC	Watchdog timer control register	R/W	00ХХ0000в
000Дн	SYCC2	System clock control register 2	R/W	ХХ100011в
000Ен to 0015н	_	(Disabled)	_	_
0016н	PDR6	Port 6 data register	R/W	0000000B
0017н	DDR6	Port 6 direction register	R/W	0000000в
0018н	PDR7	Port 7 data register	R/W	0000000в
0019н	DDR7	Port 7 direction register	R/W	0000000в
0020н to 0027н	_	(Disabled)	_	_
0028н	PDRF	Port F data register	R/W	0000000в
0029н	DDRF	Port F direction register	R/W	0000000в
002Ан	PDRG	Port G data register	R/W	0000000в
002Вн	DDRG	Port G direction register	R/W	0000000в
002Сн	PUL0	Port 0 pull-up register	R/W	0000000в
002Dн to 0034н	_	(Disabled)	_	_
0035н	PULG	Port G pull-up register	R/W	0000000в
0036н	T01CR1	8/16-bit composite timer 01 status control register 1 ch. 0	R/W	0000000в
0037н	T00CR1	8/16-bit composite timer 00 status control register 1 ch. 0	R/W	0000000В
0038н	BUZZ	Buzzer control register	R/W	0000000
0039н		(Disabled)	_	_

Address	Register abbreviation	Register name	R/W	Initial value
003Ан	CMR0	Voltage comparator control register ch. 0	R/W	000Х0001в
003Вн	CMR1	Voltage comparator control register ch. 1	R/W	000Х0001в
003Сн	CMR2	Voltage comparator control register ch. 2	R/W	000Х0001в
003Dн	CMR3	Voltage comparator control register ch. 3	R/W	000Х0001в
003Ен	OPCR	OPAMP control register	R/W	00000011в
003Fн to 0041н	_	(Disabled)	_	_
0042н	PCNTH0	16-bit PPG status control register upper ch. 0	R/W	0000000В
0043н	PCNTL0	16-bit PPG status control register lower ch. 0	R/W	0000000В
0044н	PTGS0	16-bit PPG trigger source control register ch. 0	R/W	0000000В
0045н	_	(Disabled)		_
0046н	OCUOC	16-bit output compare stop trigger control register	R/W	0000000В
0047н	_	(Disabled)	_	_
0048н	EIC00	External interrupt circuit control register ch. 0/ch. 1	R/W	0000000В
0049н	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	0000000В
004Ан	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	0000000В
004Вн	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0000000В
004Сн, 004Dн	_	(Disabled)	_	_
004Ен	SYSC2	System control register 2	R/W	0000000В
004Гн	_	(Disabled)	<b>—</b>	_
0050н	IBCR00	I <sup>2</sup> C bus control register 0	R/W	0000000В
0051н	IBCR10	I <sup>2</sup> C bus control register 1	R/W	0000000в
0052н	IBSR0	I <sup>2</sup> C bus status register	R/W	0000000в
0053н	IDDR0	I <sup>2</sup> C data register	R/W	0000000в
0054н	IAAR0	I <sup>2</sup> C address register	R/W	0000000в
0055н	ICCR0	I <sup>2</sup> C clock control register	R/W	0000000в
0056н	SMC10	UART/SIO serial mode control register 1 ch. 0	R/W	0000000в
0057н	SMC20	UART/SIO serial mode control register 2 ch. 0	R/W	00100000в
0058н	SSR0	UART/SIO serial status and data register ch. 0	R/W	0000001в
0059н	TDR0	UART/SIO serial output data register ch. 0	R/W	0000000В
005Ан	RDR0	UART/SIO serial input data register ch. 0	R	0000000В
005Вн	_	(Disabled)	<del> </del>	_
005Сн	TCDTH	16-bit free-running timer data register (upper)	R/W	0000000В
005Dн	TCDTL	16-bit free-running timer data register (lower)	R/W	0000000В
005Ен	CPCLRH	16-bit free-running timer compare clear register (upper)	R	111111111
005Fн	CPCLRL	16-bit free-running timer compare clear register (lower)	R	111111111



Address	Register abbreviation	Register name	R/W	Initial value
0060н	TCCSH	16-bit free-running timer control status register (upper)	R/W	01000000в
0061н	TCCSL	16-bit free-running timer control status register (lower)	R/W	0000000В
0062н	ETCCSH	16-bit free-running timer extended control status register (upper)	R/W	00000000в
0063н	ETCCSL	16-bit free-running timer extended control status register (lower)	R/W	00000000в
0064н	OCCP0H	16-bit output compare channel 0 register (upper)	R	0000000В
0065н	OCCP0L	16-bit output compare channel 0 register (lower)	R	0000000В
0066н	OCCP1H	16-bit output compare channel 1 register (upper)	R	0000000В
0067н	OCCP1L	16-bit output compare channel 1 register (lower)	R	0000000В
0068н	OCSH	16-bit output compare control status register (upper)	R/W	0000000В
0069н	OCSL	16-bit output compare control status register (lower)	R/W	0000000В
006Ан	OCMCR	16-bit output compare mode control register	R/W	0000000В
006Вн	EOCS	16-bit output compare extended control status register	R/W	0000000В
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	00000000в
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000В
006Ен	ADDH	8/10-bit A/D converter data register (upper)	R/W	0000000В
006Fн	ADDL	8/10-bit A/D converter data register (lower)	R/W	00000000в
0070н	_	(Disabled)	_	_
0071н	FSR2	Flash memory status register 2	R/W	0000000В
0072н	FSR	Flash memory status register	R/W	000Х0000в
0073н	SWRE0	Flash memory sector write control register 0	R/W	00000000в
0074н	FSR3	Flash memory status register 3	R	0000XXXXB
0075н	_	(Disabled)	_	_
0076н	WREN	Wild register address compare enable register	R/W	00000000в
0077н	WROR	Wild register data test setting register	R/W	00000000в
0078н	_	(Disabled)	_	_
0079н	ILR0	Interrupt level setting register 0	R/W	111111111
007Ан	ILR1	Interrupt level setting register 1	R/W	111111111
007Вн	ILR2	Interrupt level setting register 2	R/W	111111111
007Сн	ILR3	Interrupt level setting register 3	R/W	111111111
007Dн	ILR4	Interrupt level setting register 4	R/W	111111111в
007Ен	ILR5	Interrupt level setting register 5	R/W	111111111
007Fн to 0F7Fн	_	(Disabled)	-	_

Address	Register abbreviation	Register name	R/W	Initial value
0F80н	WRARH0	Wild register address setting register (upper) ch. 0	R/W	00000000в
0F81н	WRARL0	Wild register address setting register (lower) ch. 0	R/W	00000000в
0F82н	WRDR0	Wild register data setting register ch. 0	R/W	0000000В
0F83н	WRARH1	Wild register address setting register (upper) ch. 1	R/W	00000000В
0F84н	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0000000В
0F85н	WRDR1	Wild register data setting register ch. 1	R/W	0000000В
0F86н	WRARH2	Wild register address setting register (upper) ch. 2	R/W	0000000В
0F87н	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0000000В
0F88н	WRDR2	Wild register data setting register ch. 2	R/W	0000000В
0F89н	WRARH3	Wild register address setting register (upper) ch. 3	R/W	00000000В
0F8 <b>A</b> н	WRARL3	Wild register address setting register (lower) ch. 3	R/W	00000000В
0F8Bн	WRDR3	Wild register data setting register ch. 3	R/W	00000000В
0F8Сн to 0F91н	_	(Disabled)	_	_
0F92н	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	00000000в
0F93н	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	0000000В
0F94н	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	0000000
0F95н	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	0000000В
0F96н	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000в
0F97н to 0FA9н	_	(Disabled)	_	_
0ГААн	PDCRH0	16-bit PPG down counter register (upper) ch. 0	R/W	0000000В
0ГАВн	PDCRL0	16-bit PPG down counter register (lower) ch. 0	R/W	0000000В
0FAСн	PCSRH0	16-bit PPG cycle setting buffer register (upper) ch. 0	R/W	111111111
0FADн	PCSRL0	16-bit PPG cycle setting buffer register (lower) ch. 0	R/W	111111111
0FAЕн	PDUTH0	16-bit PPG duty setting buffer register (upper) ch. 0	R/W	111111111
0FAFн	PDUTL0	16-bit PPG duty setting buffer register (lower) ch. 0	R/W	111111111в
0FB0н to 0FBDн	_	(Disabled)	_	
0FBEн	PSSR0	UART/SIO prescaler select register ch. 0	R/W	0000000в
0FBFн	BRSR0	UART/SIO baud rate setting register ch. 0	R/W	00000000в
0FC0н, 0FC1н	_	(Disabled)	_	_
0FC2н	AIDRH	A/D input disable register (upper)	R/W	0000000В
0FС3н	AIDRL	A/D input disable register (lower)	R/W	0000000В
0FC4н to 0FE3н	_	(Disabled)	_	_



Oomanace	7			
Address	Register abbreviation	Register name	R/W	Initial value
0FE4н	CRTH	Main CR clock trimming register (upper)	R/W	0XXXXXXXB
0FE5н	CRTL	Main CR clock trimming register (lower)	R/W	00XXXXXXB
0FE6н, 0FE7н	_	(Disabled)		_
0FE8н	SYSC1	System configuration register 1	R/W	11000011в
0FE9н	CMCR	Clock monitoring control register	R/W	0000000В
0FEAн	CMDR	Clock monitoring data register	R	0000000В
0FEBн	WDTH	Watchdog timer selection ID register (upper)	R	XXXXXXX
0FECн	WDTL	Watchdog timer selection ID register (lower)	R	XXXXXXX
0FEDн	_	(Disabled)	_	_
0FEEн	ILSR	Input level select register	R/W	0000000в
0FEFн	WICR	Interrupt pin control register	R/W	01000000в
0FF0н to 0FFFн	_	(Disabled)	_	_

• R/W access symbols

R/W : Readable / Writable

R : Read only W : Write only

• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is indeterminate.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

## **■ INTERRUPT SOURCE TABLE**


		Vector tab	le address		Priority order of	
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sources of the same level (occurring simultaneously)	
External interrupt ch. 0	IRQ00	FFFA⊦⊦	FFFB⊦	L00 [1:0]	High	
External interrupt ch. 4	InQuu	IIIAH	ГГГОН	L00 [1.0]	<b>A</b>	
External interrupt ch. 1	IRQ01	FFF8 <sub>H</sub>	FFF9 <sub>H</sub>	L01 [1:0]		
External interrupt ch. 5	InQuI	ГГГОН	гггэн	LOT [1.0]		
External interrupt ch. 2	IDOOO	EEE6	ГГГ7	1.00 [1.0]		
External interrupt ch. 6	IRQ02	FFF6⊦	FFF7 <sub>H</sub>	L02 [1:0]		
External interrupt ch. 3	IDOOO	FFF4		1.00 [4.0]		
External interrupt ch. 7	IRQ03	FFF4⊦	FFF5 <sub>H</sub>	L03 [1:0]		
UART/SIO	IRQ04	FFF2 <sub>H</sub>	FFF3 <sub>H</sub>	L04 [1:0]		
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0 <sub>H</sub>	FFF1 <sub>H</sub>	L05 [1:0]		
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEEH	FFEFH	L06 [1:0]		
Output compare ch. 0 match	IRQ07	FFECH	FFEDH	L07 [1:0]		
Output compare ch. 1 match	IRQ08	FFEAH	FFEBH	L08 [1:0]		
<del>-</del>	IRQ09	FFE8 <sub>H</sub>	FFE9 <sub>H</sub>	L09 [1:0]		
Voltage comparator ch. 0	IRQ10	FFE6 <sub>H</sub>	FFE7 <sub>H</sub>	L10 [1:0]		
Voltage comparator ch. 1	IRQ11	FFE4 <sub>H</sub>	FFE5 <sub>H</sub>	L11 [1:0]		
Voltage comparator ch. 2	IRQ12	FFE2 <sub>H</sub>	FFE3 <sub>H</sub>	L12 [1:0]		
Voltage comparator ch. 3	IRQ13	FFE0 <sub>H</sub>	FFE1 <sub>H</sub>	L13 [1:0]		
16-bit free-running timer (compare match/zero-detect/overflow)	IRQ14	FFDE <sub>H</sub>	FFDF <sub>H</sub>	L14 [1:0]		
16-bit PPG	IRQ15	FFDC <sub>H</sub>	FFDD⊦	L15 [1:0]		
I <sup>2</sup> C	IRQ16	FFDАн	FFDB⊦	L16 [1:0]		
_	IRQ17	FFD8 <sub>H</sub>	FFD9⊦	L17 [1:0]		
8/10-bit A/D converter	IRQ18	FFD6 <sub>H</sub>	FFD7 <sub>H</sub>	L18 [1:0]		
Time-base timer	IRQ19	FFD4 <sub>H</sub>	FFD5⊦	L19 [1:0]		
Watch prescaler	IRQ20	FFD2 <sub>H</sub>	FFD3 <sub>H</sub>	L20 [1:0]		
_	IRQ21	FFD0 <sub>H</sub>	FFD1 <sub>H</sub>	L21 [1:0]		
_	IRQ22	FFCEH	FFCF <sub>H</sub>	L22 [1:0]		
Flash memory	IRQ23	FFCCH	FFCDH	L23 [1:0]	Low	

#### **■ ELECTRICAL CHARACTERISTICS**

## 1. Absolute Maximum Ratings

Parameter	Cumbal	Rat	ing	Unit	Remarks
Parameter	Symbol	Min	Max	Unit	Hemarks
Power supply voltage*1	Vcc	Vss - 0.3	Vss + 6	V	
Input voltage*1	Vı	Vss - 0.3	Vss + 6	V	*2
Output voltage*1	Vo	Vss - 0.3	Vss + 6	V	*2
Maximum clamp current	CLAMP	-2	+2	mA	Applicable to specific pins*3
Total maximum clamp current	$\Sigma$ l $ $ CLAMP $ $	_	20	mA	Applicable to specific pins*3
"L" level maximum	lo <sub>L1</sub>		15	- mA	Other than P05 and P06
output current	lol2	_	15	IIIA	P05 and P06
"I " lovel average current	lolav1	_	4	- mA	Other than P05 and P06 Average output current = operating current × operating ratio (1 pin)
"L" level average current	lolav2	_	12	- IIIA	P05 and P06 Average output current = operating current × operating ratio (1 pin)
"L" level total maximum output current	$\Sigma$ loL	_	100	mA	
"L" level total average output current	$\Sigma$ lolav	_	50	mA	Total average output current = operating current × operating ratio (Total number of pins)
"H" level maximum	<b>І</b> он1	_	-15	A	Other than P05 and P06
output current	10н2	_	-15	- mA	P05 and P06
"H" level average	Iohav1	_	-4	m A	Other than P05 and P06 Average output current = operating current × operating ratio (1 pin)
current	Iohav2	_	-8	- mA	P05 and P06 Average output current = operating current × operating ratio (1 pin)
"H" level total maximum output current	$\Sigma$ loн	_	-100	mA	
"H" level total average output current	ΣΙοнαν	_	-50	mA	Total average output current = operating current × operating ratio (Total number of pins)
Power consumption	Pd	_	320	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

- \*1: The parameter is based on  $V_{SS} = 0.0 \text{ V}$ .
- \*2: V<sub>I</sub> and V<sub>O</sub> must not exceed V<sub>CC</sub> + 0.3 V. V<sub>I</sub> must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I<sub>CLAMP</sub> rating is used instead of the V<sub>I</sub> rating.
- \*3: Applicable to the following pins: P00 to P07, P60 to P67, P70 to P76, PF0 and PF1
  - Use under recommended operating conditions.
  - Use with DC voltage (current).
  - The HV (High Voltage) signal is an input signal exceeding the Vcc voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
  - The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
  - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the Vcc pin, affecting other devices.
  - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
  - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
  - Do not leave the HV (High Voltage) input pin unconnected.
  - Example of a recommended circuit



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.


#### 2. Recommended Operating Conditions

(Vss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks				
rarameter	Symbol	Min	Max	Oiiit	nemarks				
		2.4*1*2	5.5*1		In normal operation	Other than on-chip debug			
Power supply	Vcc	2.3	5.5	V	Hold condition in stop mode	mode			
voltage	VCC	2.9	5.5	\ \	In normal operation	On-chip debug mode			
		2.3	5.5		Hold condition in stop mode	On-only debug mode			
Smoothing capacitor	Cs	0.022	1	μF	*3				
Operating	TA	-40	+85	°C	Other than on-chip debug mode				
temperature	IA	+5	+35		On-chip debug mode				

<sup>\*1:</sup> The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.

<sup>\*3:</sup> Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V<sub>CC</sub> pin must have a capacitance larger than C<sub>S</sub>. For the connection to a smoothing capacitor C<sub>S</sub>, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and C<sub>S</sub> and the distance between C<sub>S</sub> and the V<sub>SS</sub> pin when designing the layout of a printed circuit board.



# WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

<sup>\*2:</sup> This value becomes 2.88 V when the low-voltage detection reset is used.

#### 3. DC Characteristics

 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

					Value	)%, Vss = C			
Parameter	Symbol	Pin name	Condition	Min	Typ*3	Max	Unit	Remarks	
	Vihi	P03, P04, P12, P65	*1	0.7 Vcc	_	Vcc + 0.3	V	When CMOS input level (hysteresis input) is selected	
"H" level input voltage	ViHs	P00 to P07, P12, P60 to P67, P70 to P76, PF0, PF1, PG1, PG2	*1	0.8 Vcc	_	Vcc + 0.3	V	Hysteresis input	
	VIHM	PF2	_	0.7 Vcc	_	Vcc + 0.3	٧	Hysteresis input	
	VIL	P03, P04, P12, P65	*1	Vss - 0.3	_	0.3 Vcc	V	When CMOS input level (hysteresis input) is selected	
"L" level input voltage	VILS	P00 to P07, P12, P60 to P67, P70 to P76, PF0, PF1, PG1, PG2	*1	Vss - 0.3	_	0.2 Vcc	V	Hysteresis input	
	VILM	PF2	_	Vss - 0.3	_	0.3 Vcc	V	Hysteresis input	
Open-drain output application voltage	VD	P03, P04, P12, P65, PF2	_	Vss - 0.3	_	Vss + 5.5	V	P03, P04 and P65 are open-drain output pins when assigned as the SDA/SCL pin of I <sup>2</sup> C.	
"H" level output voltage	Vон1	Output pins other than P05, P06, P12 and PF2	Iон = −4 mA	Vcc – 0.5	_	_	٧		
	V <sub>OH2</sub>	P05, P06	Iон = −8 mA	Vcc - 0.5	_	_	٧		
"L" level	V <sub>OL1</sub>	Output pins other than P05 and P06	loL = 4 mA	_	_	0.4	V		
voltage	V <sub>OL2</sub>	P05, P06	IoL = 12 mA	_	—	0.4	V		
Input leak current (Hi-Z output leak current)	lu	All input pins	0.0 V < Vı < Vcc	-5	_	+5	μΑ	When pull-up resistance is disabled	
Pull-up resistance	Rpull	P00 to P07, PG1, PG2	V1 = 0 V	25	50	100	kΩ	When pull-up resistance is enabled	
Input capacitance	Cin	Other than Vcc and Vss	f = 1 MHz	_	5	15	pF		

(Vcc = 5.0 V $\pm$ 10%, Vss = 0.0 V, TA =  $-40^{\circ}$ C to  $+85^{\circ}$ C)

<b>D</b>	0	<b>D</b> '	,		Value	-		D = -40 C (0 +65 C)
Parameter	Symbol	Pin name	Condition	Min	Typ*³	Max	Unit	Remarks
				_	12.1	22	mA	Flash memory product (except writing and erasing)
			Vcc = 5.5 V Fcн = 32 MHz	_	39.3	46.8	mA	Flash memory product (at writing and erasing)
	Icc	FMP = 16 MHz Main clock mode	_	13.8	30.3	mA	At A/D conversion	
			(divided by 2)	_	12.5	23.4	mA	When the voltage comparator is operating
				_	13.4	22.3	mA	When the OPAMP is operating
	Iccs	Vcc (External clock operation)	Vcc = 5.5 V Fch = 32 MHz Fmp = 16 MHz Main sleep mode (divided by 2)	_	5.1	13.2	mA	
Power supply current*2	Iccı		Vcc = 5.5 V Fcl = 32 kHz FMPL = 16 kHz Subclock mode (divided by 2) TA = +25°C	_	57	168	μΑ	
	Iccls		Vcc = 5.5 V FcL = 32 kHz FMPL = 16 kHz Subsleep mode (divided by 2) T <sub>A</sub> = +25°C	_	7.6	92	μА	
	Ісст		$V_{CC} = 5.5 \text{ V}$ $F_{CL} = 32 \text{ kHz}$ Watch mode Main stop mode $T_A = +25^{\circ}\text{C}$	_	4.2	33	μΑ	
	Іссмск	Vec	Vcc = 5.5 V Fcrh = 12.5 MHz Fmp = 12.5 MHz Main CR clock mode	_	9.6	18.2	mA	
	Iccscr	Vcc = 5.5 V Sub-CR clock mode (divided by 2) T <sub>A</sub> = +25°C	_	107.4	550	μA		

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, TA = -40^{\circ}C to +85^{\circ}C)$ 

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Farailletei	Syllibol	Pili lialile	Condition	Min	Typ*³	Max	Oilit	nemarks
	Ісстѕ	Vcc (External clock operation)	Vcc = 5.5 V Fch = 32 MHz Time-base timer mode TA = +25°C	_	0.9	3.3	mA	
	Іссн	operation	$V_{CC} = 5.5 \text{ V}$ Substop mode $T_A = +25^{\circ}\text{C}$	_	3.5	24.8	μΑ	
Power supply current*2	ILVD		Current consumption for low-voltage detection circuit only	_	26.9	54	μΑ	
	Іспн	Vcc	Current consumption for the main CR oscillator	_	0.2	0.6	mA	
	Icrl		Current consumption for the sub-CR oscillator oscillating at 100 kHz	_	64.7	72	μΑ	

<sup>\*1:</sup> The input levels of P04 can be switched between "CMOS input level" and "hysteresis input level". The input level selection register (ILSR) is used to switch between the two input levels.

- See "4. AC Characteristics: (1) Clock Timing" for Fch and Fcl.
- See "4. AC Characteristics: (2) Source Clock/Machine Clock" for FMP and FMPL.

<sup>\*2: •</sup> The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (ILVD) to one of the value from Icc to Icch. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators (ICRH, ICRL) and a specified value. In on-chip debug mode, the CR oscillator (ICRH) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.

<sup>\*3:</sup>  $Vcc = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$ 


#### 4. AC Characteristics

#### (1) Clock Timing

 $(Vcc = 2.4 \text{ V to } 5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 


Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks	
Farameter	Syllibol	Fill Haille	Condition	Min	Тур	Max	Oilit	nemarks	
	L	X0, X1	_	1	_	16.25	MHz	When the main oscillation circuit is used	
	Fсн	X0	X1: open	1	_	12	MHz	When the main external clock is	
		X0, X1	*	1	_	32.5	MHz	used	
				TBD	12.5	TBD	MHz		
Clock	Fсвн	_	_	TBD	10	TBD	MHz	When the main CR clock is used	
frequency	I CHH			TBD	8	TBD	MHz	When the main of t clock is used	
				TBD	1	TBD	MHz		
	FcL	X0A, X1A		_	32.768		kHz	When the sub-oscillation circuit is used	
		NOA, XIA	_	_	32.768	_	kHz	When the sub-external clock is used	
	FCRL	_	_	50	100	200	kHz	When the sub-CR clock is used	
		X0, X1	_	61.5	_	1000	ns	When the main oscillation circuit is used	
Clock cycle time	<b>t</b> HCYL	X0	X1: open	83.4	_	1000	ns	When the external clock is use	
uiiie		X0, X1	*	30.8	_	1000	ns		
	<b>t</b> LCYL	X0A, X1A	_	_	30.5	_	μs	When the subclock is used	
	tw <sub>H1</sub>	X0	X1: open	33.4	_	_	ns		
Input clock	tw∟1	X0, X1	*	12.4	_	_	ns	When the external clock is used, the duty ratio should range	
pulse width	t <sub>WH2</sub> t <sub>WL2</sub>	X0A		1	15.2	_	μs	between 40% and 60%.	
Input clock	tcr	X0	X1: open	_	_	5	ns		
rise time and fall time	<b>t</b> cf	X0, X1	*	1	_	5	ns	When the external clock is used	
CR	<b>t</b> crhwk				_	80	μs	When the main CR clock is used	
oscillation start time	tcrlwk	_	_	_	_	10	μs	When the sub-CR clock is used	


<sup>\*:</sup> The external clock signal is input to X0 and the inverted external clock signal to X1.





• Figure of main clock input port external connection

When a crystal oscillator or a ceramic oscillator is used When the external clock a ceramic oscillator is used (X1 is open) is used











• Figure of subclock input port external connection

When a crystal oscillator or a ceramic oscillator is used



When the external clock is used




#### (2) Source Clock/Machine Clock


 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Parameter	Symbol	Pin		Value		Unit	Remarks
Parameter	Symbol	name	Min	Тур	Max	Oill	nemarks
			61.5	_	2000	ns	When the main external clock is used Min: FcH = 32.5 MHz, divided by 2 Max: FcH = 1 MHz, divided by 2
Source clock cycle time*1	tsclк	_	80	_	1000	ns	When the main CR clock is used Min: Fcrh = 12.5 MHz Max: Fcrh = 1 MHz
			_	61	_	μs	When the sub-oscillation clock is used FoL = 32.768 kHz, divided by 2
			_	20	_	μs	When the sub-CR clock is used FCRL = 100 kHz, divided by 2
	Fsp		0.5	_	16.25	MHz	When the main oscillation clock is used
Source clock	1 58		1	_	12.5	MHz	When the main CR clock is used
frequency		_	_	16.384	_	kHz	When the sub-oscillation clock is used
	Fspl		_	50		kHz	When the sub-CR clock is used FCRL = 100 kHz, divided by 2
			61.5	_	32000	ns	When the main oscillation clock is used Min: $F_{SP} = 16.25$ MHz, no division Max: $F_{SP} = 0.5$ MHz, divided by 16
Machine clock cycle time*2 (minimum	tuouk		80	_	16000	ns	When the main CR clock is used Min: F <sub>SP</sub> = 12.5 MHz Max: F <sub>SP</sub> = 1 MHz, divided by 16
instruction execution time)	on t <sub>MCLK</sub>		61		976.5	μs	When the sub-oscillation clock is used Min: F <sub>SPL</sub> = 16.384 kHz, no division Max: F <sub>SPL</sub> = 16.384 kHz, divided by 16
			20		320	μs	When the sub-CR clock is used Min: F <sub>SPL</sub> = 50 kHz, no division Max: F <sub>SPL</sub> = 50 kHz, divided by 16
	FMP		0.031	_	16.25	MHz	When the main oscillation clock is used
Machine clock	I IVIF		0.0625	_	12.5	MHz	When the main CR clock is used
frequency		_	1.024	_	16.384	kHz	When the sub-oscillation clock is used
cquecy	FMPL		3.125	_	50	kHz	When the sub-CR clock is used FCRL = 100 kHz

<sup>\*1:</sup> This is the clock before it is divided according to the division ratio set by the machine clock divide ratio select bits (SYCC:DIV1 and DIV0). This source clock is divided to become a machine clock according to the divide ratio set by the machine clock divide ratio select bits (SYCC:DIV1 and DIV0). In addition, a source clock can be selected from the following.

- Main clock divided by 2
- Main CR clock
- Subclock divided by 2
- Sub-CR clock divided by 2
- \*2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.
  - Source clock (no division)
  - Source clock divided by 4
  - Source clock divided by 8
  - Source clock divided by 16






#### (3) External Reset

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Parameter	Symbol	Value	Unit	Remarks		
Parameter S	Syllibol	Min	Max	Oilit	nemarks	
	TDCTI	2 tmcLK*1	_	ns	In normal operation	
RST "L" level pulse width		Oscillation time of the oscillator*2 + 100	_	μs	In stop mode, subclock mode, subsleep mode, watch mode, and power-on	
		100	_	μs	In time-base timer mode	

<sup>\*1:</sup> See "(2) Source Clock/Machine Clock" for tmclk.

<sup>\*2:</sup> The oscillation time of an oscillator is the time for it to reach 90% of its amplitude. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of µs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several µs and several ms.




## MB95430H Series


#### (4) Power-on Reset

 $(Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Parameter	Symbol	Condition	Va	lue	Unit	Remarks	
raiailletei	Syllibol	Condition	Min	Max	Oill		
Power supply rising time	<b>t</b> R	_	_	50	ms		
Power supply cutoff time	toff	_	1		ms	Wait time until power-on	



Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.




#### (5) Peripheral Input Timing

(Vcc =  $5.0 \text{ V} \pm 10\%$ , Vss = 0.0 V, Ta =  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Va	Unit	
Farameter	Symbol	Fill flame	Min	Max	Ollit
Peripheral input "H" pulse width	tılıн	INT00 to INT07, EC0, ADTG,	2 <b>t</b> mclk*	_	ns
Peripheral input "L" pulse width	tıнıL	TRG	2 tmclk*	_	ns

<sup>\*:</sup> See "(2) Source Clock/Machine Clock" for tmclk.





## (6) UART/SIO, Serial I/O Timing

 $(Vcc = 5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Parameter	Symbol	Pin name	Condition	Va	lue	Unit
rarameter	Syllibol	Pili lialile	Condition	Min	Max	Ollit
Serial clock cycle time	tscyc	UCK		<b>4 t</b> MCLK*	_	ns
$UCK\downarrow \to UO$ time	tsLov	UCK, UO	Internal clock	-190	+190	ns
Valid UI → UCK ↑	tıvsн	UCK, UI	operation	<b>2 t</b> мськ*	_	ns
$UCK \uparrow \rightarrow valid \; UI \; hold \; time$	tsніх	UCK, UI		<b>2 t</b> мськ*	_	ns
Serial clock "H" pulse width	tshsl	UCK		4 <b>t</b> mclk*	_	ns
Serial clock "L" pulse width	<b>t</b> slsh	UCK	]	<b>4 t</b> MCLK*	_	ns
$UCK\downarrow \to UO$ time	tsLov	UCK, UO	External clock operation	_	190	ns
Valid UI → UCK ↑	tıvsн	UCK, UI	opolation	<b>2 t</b> мськ*	_	ns
$UCK \uparrow \rightarrow valid \; UI \; hold \; time$	tsніх	UCK, UI		2 <b>t</b> мсLк*	_	ns

\*: See "(2) Source Clock/Machine Clock" for tmclk.






# (7) Low-voltage Detection

(Vss = 0.0 V,  $T_A = -40^{\circ}C$  to +85°C)

Parameter	Symbol		Value		Unit	Remarks
raiailletei	Symbol	Min	Тур	Max	Oiiit	nemarks
Release voltage	$V_{DL+}$	2.52	2.7	2.88	V	At power supply rise
Detection voltage	V <sub>DL</sub> -	2.42	2.6	2.78	V	At power supply fall
Hysteresis width	V <sub>HYS</sub>	70	100		mV	
Power supply start voltage	V <sub>off</sub>	_	_	2.3	V	
Power supply end voltage	Von	4.9	_	_	V	
Power supply voltage change time (at power supply rise)	<b>t</b> r	3000	_	_	μs	Slope of power supply that the reset release signal generates within the rating (V <sub>DL+</sub> )
Power supply voltage change time (at power supply fall)	tr	300	_	_	μs	Slope of power supply that the reset detection signal generates within the rating (V <sub>DL</sub> .)
Reset release delay time	<b>t</b> d1	_		300	μs	
Reset detection delay time	t <sub>d2</sub>	_	_	20	μs	




## (8) I2C Timing

 $(Vcc = 5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

				Value				
Parameter	Symbol	Pin name	Condition		dard- ode	Fast-	mode	Unit
				Min	Max	Min	Max	
SCL clock frequency	fscL	SCL		0	100	0	400	kHz
(Repeated) START condition hold time SDA $\downarrow \to SCL\ \downarrow$	thd;sta	SCL, SDA		4.0	_	0.6	_	μs
SCL clock "L" width	tLOW	SCL		4.7	_	1.3	_	μs
SCL clock "H" width	<b>t</b> HIGH	SCL		4.0	_	0.6	_	μs
(Repeated) START condition hold time SCL $\uparrow \rightarrow$ SDA $\downarrow$	tsu;sta	SCL, SDA	R = 1.7 kΩ,	4.7	_	0.6	_	μs
Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$	thd;dat	SCL, SDA	$C = 50 \text{ pF}^{*1}$	0	3.45*2	0	0.9*3	μs
Data setup time SDA $\downarrow\uparrow\to$ SCL $\uparrow$	tsu;dat	SCL, SDA		0.25	_	0.1		μs
STOP condition setup time SCL $\uparrow \rightarrow$ SDA $\uparrow$	<b>t</b> su;sто	SCL, SDA		4	_	0.6	_	μs
Bus free time between STOP condition and START condition	<b>t</b> BUF	SCL, SDA		4.7	_	1.3	_	μs

<sup>\*1:</sup> R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

<sup>\*3:</sup> A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, provided that the condition of tsu:DAT ≥ 250ns is fulfilled.



<sup>\*2:</sup> The maximum thd; DAT in the Standard-mode is applicable only when the time during which the device is holding the SCL signal at "L" (tLow) does not extend.

 $(Vcc = 5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Dawassatas	Sym-	Pin	0	Valu	ue*2	11	Domestre	
Parameter	bol	name	Condition	Min	Max	Unit	Remarks	
SCL clock "L" width	tLOW	SCL		(2 + nm/2)tмсLк – 20	_	ns	Master mode	
SCL clock "H" width	<b>t</b> HIGH	SCL		(nm/2)tмськ — 20	(nm/2)t <sub>MCLK</sub> + 20	ns	Master mode	
START condition hold time	thd;sta	SCL, SDA		(-1 + nm/2)tмсLк - 20	(-1 + nm)tмсLк + 20	ns	Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the minimum value is applied.	
STOP condition setup time	<b>t</b> su;sто	SCL, SDA		(1 + nm/2)tмсLк – 20	(1 + nm/2)tмсLк + 20	ns	Master mode	
START condition setup time	tsu;sta	SCL, SDA		(1 + nm/2)tмсLк – 20	(1 + nm/2)tмсLк + 20	ns	Master mode	
Bus free time between STOP condition and START condition	tBUF	SCL, SDA	$R = 1.7 kΩ$ , $C = 50 pF^{*1}$	(2 nm + 4)t <sub>MCLK</sub> - 20		ns		
Data hold time	thd;dat	SCL, SDA			ns	Master mode		
Data setup time	tsu;dat	SCL, SDA		(-2 + nm/2)tмськ - 20	(-1 + nm/2)tмсLк + 20	ns	Master mode When assuming that "L" of SCL is not extended, the minimum value is applied to first bit of continuous data. Otherwise, the maximum value is applied.	
Setup time between clearing inter- rupt and SCL rising	tsu;int	SCL		(nm/2)tmclk — 20	(1 + nm/2)tмсLк + 20	ns	Minimum value is applied to interrupt at 9th SCL↓. Maximum value is applied to the interrupt at the 8th SCL↓.	

### (Continued)

 $(Vcc = 5.0 V\pm 10\%, AVss = Vss = 0.0 V, TA = -40°C to +85°C)$ 

Parameter	Sym-	Pin	Condition	Valu	ue*²	Unit	Remarks	
Parameter	bol	name	Condition	Min	Max	Oilit	nemarks	
SCL clock "L" width	tLOW	SCL		4 tмськ — 20	_	ns	At reception	
SCL clock "H" width	tніgн	SCL		4 tмськ — 20	_	ns	At reception	
START condition detection	thd;sta	SCL, SDA		2 tmcLK — 20	_	ns	Undetected when 1 tmclk is used at reception	
STOP condition detection	<b>t</b> su;sто	SCL, SDA		2 tmcLK - 20	_	ns	Undetected when 1 tmclk is used at reception	
RESTART condition detection condition	tsu;sta	SCL, SDA		2 tmcLK — 20		ns	Undetected when 1 tmclk is used at reception	
Bus free time	<b>t</b> BUF	SCL, SDA	R = 1.7 kΩ, C = 50 pF*1	2 tmcLK - 20	_	ns	At reception	
Data hold time	thd;dat	SCL, SDA		2 tmcLK - 20	_	ns	At slave transmission mode	
Data setup time	tsu;dat	SCL, SDA		tLow - 3 tmcLK - 20	_	ns	At slave transmission mode	
Data hold time	<b>t</b> hd;dat	SCL, SDA		0		ns	At reception	
Data setup time	tsu;dat	SCL, SDA		tмськ — 20	_	ns	At reception	
SDA↓ → SCL↑ (at wakeup function)	twakeup	SCL, SDA		Oscillation stabilization wait time +2 tmclk – 20	_	ns		

<sup>\*1:</sup> R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

- m represents the CS4 bit and CS3 bit (bit 4 and bit 3) in the I2C clock control register (ICCR0).
- n represents the CS2 bit to CS0 bit (bit 2 to bit 0) in the I2C clock control register (ICCR0).
- The actual timing of I<sup>2</sup>C is determined by the values of m and n set by the machine clock (tmclk) and the CS4 to CS0 bits in the ICCR0 register.
- Standard-mode:

m and n can be set to values in the following range: 0.9 MHz < tmcLk (machine clock) < 10 MHz.

The usable frequencies of the machine clock are determined by the settings of m and n as shown below.

 $\begin{array}{ll} (m,\,n) = (1,\,8) & : 0.9 \; \text{MHz} < t_{\text{MCLK}} \leq 1 \; \text{MHz} \\ (m,\,n) = (1,\,22),\,(5,\,4),\,(6,\,4),\,(7,\,4),\,(8,\,4) & : 0.9 \; \text{MHz} < t_{\text{MCLK}} \leq 2 \; \text{MHz} \end{array}$ 

(m, n) = (1, 22), (3, 4), (6, 4), (7, 4), (8, 4) (m, n) = (1, 38), (5, 8), (6, 8), (7, 8), (8, 8) $0.9 \text{ MHz} < \text{tmclk} \le 2 \text{ MHz}$ 

(m, n) = (1, 98) : 0.9 MHz < t<sub>MCLK</sub>  $\leq$  10 MHz

• Fast-mode:

m and n can be set to values in the following range: 3.3 MHz < tmcLk (machine clock) < 10 MHz.

The usable frequencies of the machine clock are determined by the settings of m and n as shown below.

 $\begin{array}{lll} (m,\,n) = (1,\,8) & : 3.3 \,\, \text{MHz} < t_{\text{MCLK}} \le 4 \,\, \text{MHz} \\ (m,\,n) = (1,\,22),\,(5,\,4) & : 3.3 \,\, \text{MHz} < t_{\text{MCLK}} \le 8 \,\, \text{MHz} \\ (m,\,n) = (6,\,4) & : 3.3 \,\, \text{MHz} < t_{\text{MCLK}} \le 10 \,\, \text{MHz} \end{array}$ 

<sup>\*2: •</sup> See "(2) Source Clock/Machine Clock" for tmclk.

# (9) Voltage Compare Timing

(Vcc = 4.0 V to 5.5 V, Vss = 0.0 V, Ta =  $-40^{\circ}$ C to  $+85^{\circ}$ C)

Parameter	Pin name		Value		Unit	Remarks
Parameter			Max	Oilit	nemarks	
Voltage range	CMPn_P, CMPn_N (n = 0,1,2,3)	0		Vcc – 1.3	V	
Offset voltage	CMPn_P, CMPn_N (n = 0,1,2,3)	-10		+10	mV	
Delay time	CMPn_O	_	650	1210	ns	5 mV overdrive
Delay liftle	(n = 0,1,2,3)	_	140	420	ns	50 mV overdrive
	CMPn O	_	_	1210	ns	Power down recovery PD: 1 → 0
Power down delay	(n = 0,1,2,3)	0	_	_	ns	Power down effective PD: $0 \rightarrow 1$ Output: "H" level
Power up stabilization time	CMPn_O (n = 0,1,2,3)			1210	ns	Output stabilization time at power up

# (9) Operational Amplifier Timing

• Open Loop Configuration

 $(Vcc = 4.0 \text{ V to } 5.5 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Parameter	Pin name		Value		Unit	Remarks
raiailletei	Pili lialile	Min	Тур	Max	Oilit	nemarks
Input voltage range	OPAMP_P, OPAMP_N	0.1	_	1.5	V	
Output voltage range	OPAMP_O	0.1		Vcc - 0.1	V	
Output resistor load	OPAMP_O	220k		_	ohm	Minimum driving resistor value
Output capacitor load	OPAMP_O	_	_	20	pF	AD loading (maximum ESR = 10k)
Offset voltage	OPAMP_O	_	_	10	mV	
Open loop bandwidth	OPAMP_O	3	_	_	MHz	
Open loop gain	OPAMP_O	75	85	_	dB	AD loading
Common mode rejection ratio	OPAMP_O	60	_	_	dB	AD loading
Power supply rejection ratio	OPAMP_O	65	_	_	dB	
Power down recovery time	OPAMP_O	_	_	200	μs	
Slew rate	OPAMP_O	0.3	_	_	V/µs	
Large signal response	OPAMP_O	_	_	6	μs	
Small signal response	OPAMP_O	_	_	500	ns	
Output stabilization time	OPAMP_O	_	_	60	μs	After changes in values of RES0-RES2

# • Closed Loop Configuration

(Vcc = 4.0 V to 5.5 V,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ )

Parameter	Pin name		Value		Unit	Remarks
Parameter	Pili lialile	Min	Тур	Max	Oilit	nemarks
Minimum input voltage range (10x, 20x, 60x)	OPAMP_P, OPAMP_N	_	0.07	0.09	٧	
Minimum input voltage range (30x, 40x, 50x)	OPAMP_P, OPAMP_N	_	0.07	0.10	٧	
Maximum input voltage range (10x, 20x, 30x, 40x, 50x, 60x)		_	_	Vcc/Gain	٧	
Output voltage range	OPAMP_O	0.1	_	Vcc - 0.1	V	
Output capacitor load	OPAMP_O	_	_	20	pF	AD loading (maximum ESR = 10k)
Closed loop bandwidth	OPAMP_O	1	_	_	MHz	AD loading
Closed loop gain	OPAMP_O	10	_	60	V/V	Selectable
Closed loop gain error* (10x, 20x, 30x, 40x, 50x)	OPAMP_O	_	_	±10%	_	
Closed loop gain error* (60x)	OPAMP_O	_	_	±15%	_	
Power down recovery time	OPAMP_O	_	_	200	μs	
Slew rate	OPAMP_O	0.3	_	_	V/µs	
Large signal response	OPAMP_O	_	_	6	μs	
Small signal response	OPAMP_O	_	_	500	ns	
Output stabilization time	OPAMP_O	_	_	60	μs	After changes in values of RES0-RES2

<sup>\*:</sup> Gain error = 1 - (actual gain / design gain)

# 5. A/D Converter

## (1) A/D Converter Electrical Characteristics


 $(Vcc = 4.0 \text{ V to } 5.5 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 


			,			
Parameter	Symbol		Value		Unit	Remarks
Parameter	Symbol	Min	Тур	Max	Unit	Remarks
Resolution		_	_	10	bit	
Total error	=	-3	<del></del>	+3	LSB	
Linearity error	<u> </u>	-2.5	_	+2.5	LSB	
Differential linear error		-1.9	_	+1.9	LSB	
Zero transition voltage	Vот	Vss – 1.5 LSB	Vss + 0.5 LSB	Vss + 2.5 LSB	٧	
Full-scale transition voltage	VFST	Vcc – 4.5 LSB	Vcc – 2 LSB	Vcc + 0.5 LSB	٧	
Compare time		0.9	_	16500	μs	4.5 V ≤ Vcc ≤ 5.5 V
Compare time		1.8	_	16500	μs	4.0 V ≤ Vcc < 4.5 V
Sampling time		0.6	_	∞	μs	$\begin{array}{l} 4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}, \\ \text{with external} \\ \text{impedance} < 5.4 \text{ k}\Omega \end{array}$
Sampling time —		1.2	_	∞	μs	$4.0~V \le V_{\rm CC} < 4.5~V,$ with external impedance $< 2.4~k\Omega$
Analog input current	lain	-0.3	_	+0.3	μΑ	
Analog input voltage	Vain	Vss	_	Vcc	V	

## (2) Notes on Using the A/D Converter

## • External impedance of analog input and its sampling time

• The A/D converter has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1 µF to the analog input pin.





A/D conversion error

As IVcc-VssI decreases, the A/D conversion error increases proportionately.

### (3) Definitions of A/D Converter Terms

• Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter.

When the number of bits is 10, analog voltage can be divided into  $2^{10} = 1024$ .

• Linearity error (unit: LSB)

It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("00 0000 0000"  $\leftarrow$   $\rightarrow$  "00 0000 0001") of a device to


the full-scale transition point ("11 1111 1111"  $\leftarrow$   $\rightarrow$  "11 1111 1110") of the same device.


• Differential linear error (unit: LSB)

It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.

• Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.





## 6. Flash Memory Write/Erase Characteristics

Davameter		Value		Unit	Demoules
Parameter	Min	Тур	Max	Unit	Remarks
Sector erase time (2 Kbyte sector)	_	0.2*1	0.5*2	s	The time of writing 00 <sub>H</sub> prior to erasure is excluded.
Sector erase time (16 Kbyte sector)	_	0.5*1	7.5*2	s	The time of writing 00 <sub>H</sub> prior to erasure is excluded.
Byte writing time	_	21	6100*2	μs	System-level overhead is excluded.
Erase/write cycle	100000	_	_	cycle	
Power supply voltage at erase/ write	3.0	_	5.5	V	
Flash memory data retention time	20*3	_	_	year	Average T <sub>A</sub> = +85°C

<sup>\*1:</sup>  $T_A = +25$ °C,  $V_{CC} = 5.0 \text{ V}$ , 100000 cycles

<sup>\*2:</sup>  $T_A = +85$ °C,  $V_{CC} = 3.0 \text{ V}$ , 100000 cycles

<sup>\*3:</sup> This value is converted from the result of a technology reliability assessment. (The value is converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature being +85°C).


# **■ MASK OPTIONS**


No.	Part Number	MB95F432H MB95F433H MB95F434H	MB95F432K MB95F433K MB95F434K		
	Selectable/Fixed	Fixed			
1	Low-voltage detection reset	Without low-voltage detection reset	With low-voltage detection reset		
2	Reset	With dedicated reset input	Without dedicated reset input		

# **■ ORDERING INFORMATION**

Part Number	Package
MB95F432HPMC-G-SNE2 MB95F432KPMC-G-SNE2 MB95F433HPMC-G-SNE2 MB95F433KPMC-G-SNE2 MB95F434HPMC-G-SNE2 MB95F434KPMC-G-SNE2	32-pin plastic LQFP (FPT-32P-M30)
MB95F432HP-G-SH-SNE2 MB95F432KP-G-SH-SNE2 MB95F433HP-G-SH-SNE2 MB95F433KP-G-SH-SNE2 MB95F434HP-G-SH-SNE2 MB95F434KP-G-SH-SNE2	32-pin plastic SH-DIP (DIP-32P-M06)


## **■ PACKAGE DIMENSION**







Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/


### (Continued)





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/





# **FUJITSU SEMICONDUCTOR LIMITED**

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

#### North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

#### **Europe**

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

#### Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

#### **Asia Pacific**

FUJITSU SEMICONDUCTOR ASIA PTE. LTD.
151 Lorong Chuan,
#05-08 New Tech Park 556741 Singapore
Tel: +65-6281-0770 Fax: +65-6281-0220
http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China
Tel: +86-21-6146-3688 Fax: +86-21-6335-1605
http://cn.fujitsu.com/fmc/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: +852-2377-0226 Fax: +852-2376-3269 http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

## All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department