

**IR-enhanced CCD image sensors**



S11510 series

**Enhanced near infrared sensitivity: QE=40% ( $\lambda=1000$  nm)**

The S11510 series is a family of FFT-CCD image sensors for photometric applications that offer improved sensitivity in the near infrared region at wavelengths longer than 800 nm. Our unique technology in laser processing was used to form a MEMS structure on the back side of the CCD. This allows the S11510 series to have much higher sensitivity than our previous products (S10420-01 series).

In addition to having high infrared sensitivity, the S11510 series can be used as an image sensor with a long active area in the direction of the sensor height by binning operation, making it suitable for detectors in Raman spectroscopy. Binning operation also ensures even higher S/N and signal processing speed compared to methods that use an external circuit to add signals digitally.

The S11510 series has a pixel size of  $14 \times 14 \mu\text{m}$  and is available in two image areas of  $14.336$  (H)  $\times$   $0.896$  (V) mm ( $1024 \times 64$  pixels) and  $28.672$  (H)  $\times$   $0.896$  (V) mm ( $2048 \times 64$  pixels). The S11510 series is pin compatible with the S10420-01 series, and so operates under the same drive conditions.


**Features**

- **Enhanced near infrared sensitivity: QE=40% ( $\lambda=1000$  nm)**
- **High CCD node sensitivity:  $6.5 \mu\text{V}/\text{e}^-$**
- **High full well capacity and wide dynamic range (with anti-blooming function)**
- **Pixel size:  $14 \times 14 \mu\text{m}$**
- **MPP operation**

**Applications**

- **Raman spectrometers, etc.**

**Spectral response (without window)\*1**



KMPD80324EC

\*1: Spectral response with quartz glass is decreased according to the spectral transmittance characteristic of window material.

▣ Selection guide

Type no.	Number of total pixels	Number of active pixels	Active area [mm (H) × mm (V)]	Readout speed max. (MHz)	Applicable driver circuit
S11510-1006	1044 × 70	1024 × 64	14.336 × 0.896	0.5	C11287
S11510-1106	2068 × 70	2048 × 64	28.672 × 0.896		

▣ General ratings

Parameter	Specification
Pixel size	14 (H) × 14 (V) μm
Vertical clock phase	2-phase
Horizontal clock phase	4-phase
Output circuit	One-stage MOSFET source follower
Package	24-pin ceramic DIP (refer to dimensional outline)
Window	Quartz glass

▣ Absolute maximum ratings (Ta=25 °C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Operating temperature*2	Topr	-50	-	+50	°C
Storage temperature	Tstg	-50	-	+70	°C
Output transistor drain voltage	VOD	-0.5	-	+30	V
Reset drain voltage	VRD	-0.5	-	+18	V
Over flow drain voltage	VOFD	-0.5	-	+18	V
Vertical input source voltage	VISV	-0.5	-	+18	V
Horizontal input source voltage	VISH	-0.5	-	+18	V
Over flow gate voltage	VOFG	-10	-	+15	V
Vertical input gate voltage	VIG1V, VIG2V	-10	-	+15	V
Horizontal input gate voltage	VIG1H, VIG2H	-10	-	+15	V
Summing gate voltage	VSG	-10	-	+15	V
Output gate voltage	VOG	-10	-	+15	V
Reset gate voltage	VRG	-10	-	+15	V
Transfer gate voltage	VTG	-10	-	+15	V
Vertical shift register clock voltage	VP1V, VP2V	-10	-	+15	V
Horizontal shift register clock voltage	VP1H, VP2H VP3H, VP4H	-10	-	+15	V

\*2: Package temperature

▣ Operating conditions (MPP mode, Ta=25 °C)

Parameter		Symbol	Min.	Typ.	Max.	Unit
Output transistor drain voltage		V <sub>OD</sub>	23	24	25	V
Reset drain voltage		V <sub>RD</sub>	11	12	13	V
Over flow drain voltage		V <sub>OFD</sub>	11	12	13	V
Over flow gate voltage		V <sub>OFG</sub>	0	12	13	V
Output gate voltage		V <sub>OG</sub>	4	5	6	V
Substrate voltage		V <sub>SS</sub>	-	0	-	V
Test point	Input source	V <sub>ISV</sub> , V <sub>ISH</sub>	-	V <sub>RD</sub>	-	V
	Vertical input gate	V <sub>IG1V</sub> , V <sub>IG2V</sub>	-9	-8	-	V
	Horizontal input gate	V <sub>IG1H</sub> , V <sub>IG2H</sub>	-9	-8	-	V
Vertical shift register clock voltage	High	V <sub>P1VH</sub> , V <sub>P2VH</sub>	4	6	8	V
	Low	V <sub>P1VL</sub> , V <sub>P2VL</sub>	-9	-8	-7	
Horizontal shift register clock voltage	High	V <sub>P1HH</sub> , V <sub>P2HH</sub> V <sub>P3HH</sub> , V <sub>P4HH</sub>	4	6	8	V
	Low	V <sub>P1HL</sub> , V <sub>P2HL</sub> V <sub>P3HL</sub> , V <sub>P4HL</sub>	-6	-5	-4	
Summing gate voltage	High	V <sub>SGH</sub>	4	6	8	V
	Low	V <sub>SGL</sub>	-6	-5	-4	
Reset gate voltage	High	V <sub>RGH</sub>	4	6	8	V
	Low	V <sub>RGL</sub>	-6	-5	-4	
Transfer gate voltage	High	V <sub>TGH</sub>	4	6	8	V
	Low	V <sub>TGL</sub>	-9	-8	-7	
External load resistance		R <sub>L</sub>	90	100	110	kΩ

▣ Electrical characteristics (Ta=25 °C)

Parameter		Symbol	Min.	Typ.	Max.	Unit
Signal output frequency		f <sub>c</sub>	-	0.25	0.5	MHz
Vertical shift register capacitance	-1006	C <sub>P1V</sub> , C <sub>P2V</sub>	-	600	-	pF
	-1106		-	1200	-	
Horizontal shift register capacitance	-1006	C <sub>P1H</sub> , C <sub>P2H</sub>	-	80	-	pF
	-1106	C <sub>P3H</sub> , C <sub>P4H</sub>	-	160	-	
Summing gate capacitance		C <sub>SG</sub>	-	10	-	pF
Reset gate capacitance		C <sub>RG</sub>	-	10	-	pF
Transfer gate capacitance	-1006	C <sub>TG</sub>	-	30	-	pF
	-1106		-	60	-	
Charge transfer efficiency*3		C <sub>TE</sub>	0.99995	0.99999	-	-
DC output level		V <sub>out</sub>	17	18	19	V
Output impedance		Z <sub>o</sub>	-	10	-	kΩ
Power consumption*4		P	-	4	-	mW

\*3: Charge transfer efficiency per pixel, measured at half of the full well capacity

\*4: Power consumption of the on-chip amplifier plus load resistance

**Electrical and optical characteristics (Ta=25 °C, unless otherwise noted)**

Parameter	Symbol	Min.	Typ.	Max.	Unit
Saturation output voltage	Vsat	-	Fw × Sv	-	V
Full well capacity	Vertical	50	60	-	ke <sup>-</sup>
	Horizontal	250	300	-	
CCD node sensitivity	Sv	5.5	6.5	7.5	μV/e <sup>-</sup>
Dark current*5	DS	-	50	200	e <sup>-</sup> /pixel/s
Readout noise*6	Nr	-	6	15	e <sup>-</sup> rms
Dynamic range*7	DR	41700	50000	-	-
Spectral response range	λ	-	200 to 1100	-	nm
Photo response non-uniformity*8	PRNU	-	±3	±10	%

\*5: Dark current nearly doubles for every 5 to 7 °C increase in temperature.


\*6: Temperature: -40 °C, readout frequency: 20 kHz

\*7: Dynamic range (DR) = Full well capacity / Readout noise

\*8: Measured at one-half of the saturation output (full well capacity) using LED light (peak emission wavelength: 660 nm)


$$\text{Photo response non-uniformity} = \frac{\text{Fixed pattern noise (peak to peak)}}{\text{Signal}} \times 100 \text{ [\%]}$$

**Dark current vs. temperature**



KMPDB0304EA

**Spectral transmittance characteristic of window material**




KMPDB0303EA

**Window material**

Type no.	Window material
S11510 series	Quartz glass*9


\*9: Resin sealing

Device structure (conceptual drawing of top view in dimensional outline)



KMPDC0365EA

**Timing chart (line binning)**




KMPDC0355EA

Parameter		Symbol	Min.	Typ.	Max.	Unit
P1V, P2V, TG	Pulse width*10	Tpww	6	8	-	μs
	Rise and fall time*10	Tprv, Tpfv	20	-	-	ns
P1H, P2H, P3H, P4H	Pulse width*10	Tpwh	1000	2000	-	ns
	Rise and fall time*10	Tprh, Tprh	10	-	-	ns
	Pulse overlap time	Tovrh	500	1000	-	ns
	Duty ratio*10	-	40	50	60	%
SG	Pulse width*10	Tpws	1000	2000	-	ns
	Rise and fall time*10	Tprs, Tprf	10	-	-	ns
	Pulse overlap time	Tovrh	500	1000	-	ns
	Duty ratio*10	-	40	50	60	%
RG	Pulse width	Tpwr	100	1000	-	ns
	Rise and fall time	Tprl, Tprf	5	-	-	ns
TG-P1H	Overlap time	Tovr	1	2	-	μs

\*10: Symmetrical clock pulses should be overlapped at 50% of maximum amplitude.

**Dimensional outline (unit: mm)**



KMPDA0265EA

**Pin connections**

Pin no.	Symbol	Function	Remark (standard operation)
1	OS	Output transistor source	RL=100 kΩ
2	OD	Output transistor drain	+24 V
3	OG	Output gate	+5 V
4	SG	Summing gate	Same pulse as P4H
5	SS	Substrate	GND
6	RD	Reset drain	+12 V
7	P4H	CCD horizontal register clock-4	
8	P3H	CCD horizontal register clock-3	
9	P2H	CCD horizontal register clock-2	
10	P1H	CCD horizontal register clock-1	
11	IG2H	Test point (horizontal input gate-2)	-8 V
12	IG1H	Test point (horizontal input gate-1)	-8 V
13	OFG	Over flow gate	+12 V
14	OFD	Over flow drain	+12 V
15	ISH	Test point (horizontal input source)	Connect to RD
16	ISV	Test point (vertical input source)	Connect to RD
17	SS	Substrate	GND
18	RD	Reset drain	+12 V
19	IG2V	Test point (vertical input gate-2)	-8 V
20	IG1V	Test point (vertical input gate-1)	-8 V
21	P2V	CCD vertical register clock-2	
22	P1V	CCD vertical register clock-1	
23	TG	Transfer gate	Same pulse as P2V
24	RG	Reset gate	

**Precaution for use (electrostatic countermeasures)**

- When handling CCD sensors, always wear a wrist strap and also anti-static clothing, gloves, and shoes, etc. The wrist strap should have a protective resistor (about 1 MΩ) on the side closer to the body and be grounded properly. Using a wrist strap having no protective resistor is hazardous because you may receive an electrical shock if electric leakage occurs.
- Avoid directly placing these sensors on a work bench that may carry an electrostatic charge.
- Provide ground lines with the work bench and work floor to allow static electricity to discharge.
- Ground the tools used to handle these sensors, such as tweezers and soldering irons.

It is not always necessary to provide all the electrostatic measures stated above. Implement these measures according to the amount of damage that occurs.

Driver circuit for CCD image sensor (S11510 series) C11287 [sold separately]

The C11287 is a driver circuit designed for HAMAMATSU CCD image sensors S11510 series. The C11287 can be used in spectrometers, etc. when combined with the CCD image sensor.

**Features**

- **Built-in 14-bit A/D converter**
- **Interface to computer: USB 2.0**
- **Power supply: USB bus power operation**



Information furnished by HAMAMATSU is believed to be reliable. However, no responsibility is assumed for possible inaccuracies or omissions. Specifications are subject to change without notice. No patent rights are granted to any of the circuits described herein. Type numbers of products listed in the specification sheets or supplied as samples may have a suffix "(X)" which means tentative specifications or a suffix "(Z)" which means developmental specifications. ©2010 Hamamatsu Photonics K.K.