



General Description

The MAX9225/MAX9226 serializer/deserializer chipset reduces wiring by serializing 10 bits onto a single differential pair. Ten bits are serialized in each cycle of the parallel input clock resulting in a 100Mbps to 200Mbps net serial-data rate. The MAX9225 serializes the 8-bit YUV, HSYNC and VSYNC outputs from a camera mounted in the flip part of the phone, reducing wiring through the hinge to the baseband processor in the base of the phone. The 2-wire serial interface uses low-current differential signaling (LCDS) for low EMI, high common-mode noise immunity, and ground-shift tolerance. The MAX9225/MAX9226 automatically identify the word boundary in the serial data in case of signal interruption. The MAX9226 power-down is controlled by the MAX9225. The MAX9225/MAX9226 consume 3.5µA or less in power-down mode.

The MAX9225 serializer operates from a single +2.375V to +3.465V supply and accepts +1.71V to +3.465V inputs. The MAX9226 deserializer operates from a +2.375V to +3.465V core supply and has a separate output buffer supply (VDDO), allowing +1.71V to +3.465V output high levels.

The MAX9225/MAX9226 are specified over the -40°C to +85°C extended temperature range and are available in 16-pin TQFN (3mm x 3mm x 0.8mm) packages with an exposed paddle.

Applications

Cell Phone Cameras Digital Cameras

Features

- ♦ Ideal for Serializing Cell Phone Camera Parallel Interface
- ♦ MAX9225 Serializes 8-Bit YUV, HSYNC, and VSYNC
- **♦ LCDS Rejects Common-Mode Noise**
- **♦** Automatic Location of Word Boundary After **Signal Interruption**
- **♦** Power-Down Control Through the Serial Link
- **♦ Power-Down Supply Current** 0.5µA (max) for MAX9225 3.0µA (max) for MAX9226
- ♦ +2.375V to +3.465V Core Supply Voltage
- ♦ Parallel I/O Interfaces Directly to 1.8V to 3.3V Logic
- ♦ ±15kV Human Body Model ESD Protection
- ♦ -40°C to +85°C Operating Temperature Range


Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE	TOP MARK
MAX9225ETE	-40°C to +85°C	16 TQFN-EP*	T1633-4	ADO
MAX9225ETE+	-40°C to +85°C	16 TQFN-EP*	T1633-4	ADO
MAX9226ETE	-40°C to +85°C	16 TQFN-EP*	T1633-4	ADX
MAX9226ETE+	-40°C to +85°C	16 TQFN-EP*	T1633-4	ADX

⁺Denotes lead-free package.

Pin Configurations appear at end of data sheet.

Typical Application Circuit



^{*}EP = Exposed paddle.

ABSOLUTE MAXIMUM RATINGS

$\begin{array}{cccc} V_{DD} \text{ to GND} & & -0.5 \text{V to } +4.0 \text{V} \\ V_{DDO} \text{ to GND} & & -0.5 \text{V to } +4.0 \text{V} \\ \end{array}$
Serial Interface (SDO+, SDO-, SDI+, SDI-) to GND0.5V to +4.0V
Single-Ended Inputs (DIN_, PCLKIN, PWRDN) to GND0.5V to (V _{DD} + 0.5V)
Single-Ended Outputs (DOUT_, PCLKOUT) to GND0.5V to (V _{DDO} + 0.5V)
Continuous Power Dissipation (T _A = +70°C) 16-Pin TQFN (3mm x 3mm x 0.8mm) Multilayer PCB (derate 20.8mW/°C
above +70°C)1667mW
Single-Layer PCB (derate 15.6mW/°C above +70°C)1250mW

Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C
ESD Protection (Human Body Model)	
SDO+, SDO-, SDI+, SDI- to GND	> ±15kV
All Other Pins to GND	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS (MAX9225)

 $(V_{DD} = +2.375V \text{ to } +3.465V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{DD} = +2.5V, T_A = +25^{\circ}\text{C}.)$ (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
SINGLE-ENDED INPUTS (PCLKIN,	DIN_, PWRI	ON)					
High-Level Input Voltage	V _{IH}			1.19		$V_{DD} + 0.3$	V
Low-Level Input Voltage	VIL			-0.3		+0.3	٧
		$V_{IN} = 0V$ to V_{DD}		-20		+20	
Input Current	I _{IN}	$-0.3V \le V_{IN} < 0V$		-100		+100	μΑ
		$V_{DD} < V_{IN} \le (V_{DD} +$	0.3V)	-100		+100	
LCDS OUTPUT (SDO+, SDO-)						·	
Differential Output Current	IODH	High level	High level			880	
Differential Output Current	IODL	Low level		200	229	300	μΑ
Output Short-Circuit Current	Ios	Shorted to 0V or V _{DD}				880	μΑ
POWER SUPPLY							
Council of Council		0.57	PCLKIN = 10MHz, 100Mbps		4.7	8.2	A
Supply Current	IDD	$V_{DD} = 2.5V$	PCLKIN = 20MHz, 200Mbps		6.2	8.2	mA
Wast Oas Batter County		V _{DD} = 2.5V,	PCLKIN = 10MHz, 100Mbps		4.7	10.6	A
Worst-Case Pattern Supply Current	IDDW	Figure 1	PCLKIN = 20MHz, 200Mbps		6.2	10.6	mA
Power-Down Supply Current	I _{DDZ}	All inputs = low			-	0.5	μΑ

DC ELECTRICAL CHARACTERISTICS (MAX9226)

 $(V_{DD} = +2.375V \text{ to } +3.465V, V_{DDO} = +1.71V \text{ to } +3.465V, T_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{DD} = V_{DDO} = +2.5V, T_{A} = +25^{\circ}\text{C}.)$ (Notes 1, 2)

PARAMETER	SYMBOL	COND	MIN	TYP	MAX	UNITS	
SINGLE-ENDED OUTPUTS (PCLKC	UT, DOUT_)					
High-Level Output Voltage	VoH	$V_{DDO} = +2.375V \text{ to } +$	$V_{DDO} = +2.375V \text{ to } +3.465V, I_{OH} = -1\text{mA}$				V
Low-Level Output Voltage	V _{OL}	$V_{DDO} = +2.375V \text{ to } +$	$V_{DDO} = +2.375V \text{ to } +3.465V, I_{OL} = 1\text{mA}$			0.2	V
			V _{DDO} = 2.375V	-2			
Output Short-Circuit Current	Ios	Output shorted to ground	$V_{DDO} = 3.135V$	-9			mA
		to ground	V _{DDO} = 3.465V			-25	
LCDS INPUT (SDI+, SDI-)							
Differential Input-Current Threshold	I _{ID}				400		μΑ
Common-Mode Input Current	lıc			-300	±400	+300	μΑ
		$I_{IC} = 0\mu A, V_{DD} = 3.3$	V ±5%	69	90	114	
		$I_{IC} = 0\mu A, V_{DD} = 2.8$	82	108	137		
Differential Input Impedance	Z_{ID}	$I_{IC} = 0\mu A, V_{DD} = 2.5$	95	125	161	Ω	
		I _{IC} = ±300μA, V _{DD} =	67	91	117		
		$I_{IC} = \pm 300 \mu A, V_{DD} =$	2.8V ±5%	86	108	141	
Common-Mode Input Impedance	Z _{IC}	I _{IC} = ±300μA		90	167	375	Ω
Input Capacitance	CIN	SDI+ or SDI- to groun	nd		2		рF
POWER SUPPLY							_
		V _{DD} = V _{DDO} = 2.5V	PCLKOUT = 10MHz, 100Mbps		8.4	12	
Supply Current	Ітот	(Note 4)	PCLKOUT = 20MHz, 200Mbps		9.1	12	- mA
Worst-Case Pattern		C _L = 5pF, V _{DD} =	PCLKOUT = 10MHz, 100Mbps		9.7	12	
Supply Current	ITOTW	V _{DDO} = 2.5V, Figure 2 (Note 4)	PCLKOUT = 20MHz, 200Mbps		11.6	13	- mA
Power-Down Supply Current	I _{TOTZ}	(Note 4)	•		0.3	3.0	μΑ
Supply Difference	V _{SD}	MAX9225 V _{DD} to MA	X9226 V _{DD}	-5		+5	%
GROUND POTENTIAL	•	•		•			•
Ground Difference	V _{GD}	MAX9225 to MAX922	26 ground difference	-0.2		+0.2	V

AC ELECTRICAL CHARACTERISTICS (MAX9225)

 $(V_{DD} = +2.375V \text{ to } +3.465V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{DD} = +2.5V, T_A = +25^{\circ}\text{C}.)$ (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
PCLKIN INPUT REQUIREMENTS (F	igure 3)					
Input Rise Time	t _R				2	ns
Input Fall Time	tF				2	ns
PCLKIN Period	tp		50		100	ns
High-Level Pulse Width	tpwH		0.3 x t _P		0.7 x t _P	ns
Low-Level Pulse Width	tpwL		0.3 x t _P		0.7 x tp	ns
Setup Time	ts		3			ns
Hold Time	tн		1			ns


AC ELECTRICAL CHARACTERISTICS (MAX9226)

 $(V_{DD} = V_{DDO} = +2.375V \text{ to } +3.465V, C_L = 5pF, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } V_{DD} = V_{DDO} = +2.5V, T_A = +25^{\circ}C.) \text{ (Notes 3, 5)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
PCLKOUT Period	tp	Figure 4	50		100	ns
High-Level Pulse Width	tpwH	Figure 4	0.4 x tp		0.6 x t _P	ns
Low-Level Pulse Width	tpwL	Figure 4	0.4 x tp		0.6 x t _P	ns
Data Valid Before PCLKOUT	tvB	Figure 4	5			ns
Data Valid After PCLKOUT	tvA	Figure 4	5			ns
SERIALIZER AND DESERIALIZE	R LINK		•			•
Daywar I In Time	t _{PU1}	From $V_{DD} = V_{DDO} = 2.375V$ when supplies are ramping up			11,264 x t _P	
Power-Up Time	t _{PU2}	From PWRDN low to high			4096 x t _P	ns
Power-Down Time	tpwrdn	From PWRDN high to low		2.8	10	μs

- Note 1: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground.
- **Note 2:** Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are production tested at T_A = +85°C.
- Note 3: Parameters are guaranteed by design and characterization and are not production tested. Limits are set at ±6 sigma.
- Note 4: $I_{TOT} = I_{DD} + I_{DDO}$.
- Note 5: CL includes probe and test jig capacitance.

Test Circuits/Timing Diagrams






Figure 1. Serializer Worst-Case Switching Pattern

Figure 2. Deserializer Worst-Case Switching Pattern




Figure 3. Serializer Input Timing





Figure 4. Deserializer Output Timing


Typical Operating Characteristics


(VDD = VDDO = +2.8V, logic input levels = 0 to +2.8V, logic output load CL = 5pF, TA = +25°C, unless otherwise noted.)





Typical Operating Characteristics (continued)


 $(V_{DD} = V_{DDO} = +2.8V, logic input levels = 0 to +2.8V, logic output load C_L = 5pF, T_A = +25°C, unless otherwise noted.)$




















Pin Description (MAX9225)


PIN	NAME	FUNCTION
1–7, 14, 15, 16	DIN6-DIN0, DIN9, DIN8, DIN7	Single-Ended Parallel Data Inputs. The 10 data bits are loaded into the input latch on the rising edge of PCLKIN. 1.71V to 3.465V tolerant. Internally pulled down to GND.
8	PCLKIN	Parallel Clock Input. The rising edge of PCLKIN (typically the pixel clock) latches the parallel data input. Internally pulled down to GND.
9	PWRDN	Power-Down Input. Pull PWRDN low to place the MAX9225/MAX9226 in power-down mode. Drive PWRDN high for normal operation. Internally pulled down to GND.
10	SDO-	Inverting LCDS Serial-Data Output
11	SDO+	Noninverting LCDS Serial-Data Output
12	GND	Ground
13	V _{DD}	Core Supply Voltage. Bypass to GND with 0.1µF and 0.01µF capacitors in parallel as close to the device as possible with the smallest value capacitor closest to the supply pin.
_	EP	Exposed Paddle. Connect EP to ground.


Pin Description (MAX9226)

PIN	NAME	FUNCTION
1	GND	Ground
2	SDI+	Noninverting LCDS Serial-Data Input
3	SDI-	Inverting LCDS Serial-Data Input
4	V _{DD}	Core Supply Voltage. Bypass to GND with 0.1µF and 0.01µF capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin.
5	PCLKOUT	Parallel Clock Output. Parallel output data are valid on the rising edge of PCLKOUT (typically the pixel clock).
6–15	DOUT0-DOUT9	Single-Ended Parallel Data Output. DOUT[9:0] are valid on the rising edge of PCLKOUT.
16	V _{DDO}	Output Supply Voltage. Bypass to GND with 0.1µF and 0.01µF capacitors in parallel as close to the device as possible with the smallest value capacitor closest to the supply pin.
_	EP	Exposed Paddle. Connect EP to ground.

__ /N/XI/M

Functional Diagram (MAX9225)





Detailed Description

The MAX9225 serializer operates at a 10MHz-to-20MHz parallel clock frequency, serializing 10 bits of parallel input data DIN[9:0] in each cycle of the parallel clock. DIN[9:0] are latched on the rising edge of PCLKIN. The data and internally generated serial clock are combined and transmitted through SDO+/SDO- using multilevel LCDS. The MAX9226 deserializer receives the LCDS signal on SDI+/SDI-. The deserialized data and recovered parallel clock are available at DOUT[9:0] and PCLKOUT. Output data is valid on the rising edge of PCLKOUT.

Bit 0 (DIN[0]) is transmitted first. Boundary bits OH1 and OH2 are used by the MAX9226 deserializer to identify the word boundary. OH1 is the inverse polarity of data bit 9 (DIN[9]), and OH2 is the inverse polarity of OH1. Therefore, at least two level transitions are guaranteed in one word. The clock is recovered from the serial input.

Serial word format:

0	1	2	3	4	5	6	7	8	9	OH1	OH2	
---	---	---	---	---	---	---	---	---	---	-----	-----	--

LCDS

The MAX9225/MAX9226 use a proprietary multilevel LCDS interface. Figure 5 provides a representation of the data and clock in the multilevel LCDS interface. This interface offers advantages over other chipsets, such as requiring only one differential pair as the transmission medium, the inherently aligned data and clock, and much smaller current levels than the 4mA typically found in traditional LVDS interfaces.

MAX9225/MAX9226 Handshaking

The handshaking function of the MAX9225/MAX9226 provides bidirectional communication between the two devices in case a word boundary error is detected. Prior to data transmission, the MAX9225 serializer adds boundary bits (OH) to the end of the latched word. These boundary bits are the inverse of the last bit of the latched word. During data transmission, the MAX9226 deserializer continuously monitors the state of the boundary bits of each word. If a word boundary error is detected, the serial link is pulled up to V_{DD} and the MAX9226 powers down. The MAX9225 detects the pullup of the serial link and powers down for 1.0µs. After 1.0us, the MAX9225 powers up, causing the power-up of the MAX9226. Then the word boundary is reestablished, and data transfer resumes. The handshaking function is disabled when PWRDN is pulled low.




Figure 5. Multilevel LCDS Output Representation

_Applications Information PCLKIN Latch Edge

The parallel data input of the MAX9225 serializer is latched on the rising edge of PCLKIN. Figure 3 shows the serializer input timing.

PCLKOUT Strobe

The serial-data output of the MAX9226 deserializer is valid on the rising edge of PCLKOUT. Figure 4 shows the deserializer output timing.

Power-Down and Power-Up

Driving PWRDN low puts the MAX9225 in power-down mode and sends a pulse to power down the MAX9226. In power-down mode, the DLL is stopped, SDO+/SDO-are high impedance to ground and differential, and the LCDS link is weakly biased around (VDD - 0.8V). With PWRDN and all inputs low, the combined MAX9225/MAX9226 supply current is reduced to 3.5µA or less.

Driving PWRDN high starts DLL lock to PCLKIN and initiates a MAX9226 power-up sequence. The MAX9225

LCDS output is not driven until the DLL locks. 11,264 clock cycles are required for the power-up and link synchronization before valid DIN can be latched. See Figure 6 for an overall power-up and power-down timing diagram. For normal operation, PCLKIN must be running and settled before driving PWRDN high.

If $V_{DD} = 0$, the LCDS outputs are high impedance to ground and differential.

Ground-Shift Tolerance

The MAX9225/MAX9226 are designed to function normally in the event of a slight shift in ground potential. However, the MAX9226 deserializer ground must be within ± 0.2 V relative to the MAX9225 serializer ground to maintain proper operation.

MAX9226 Output Buffer Supply (VDDO)

The MAX9226 parallel outputs are powered from V_{DDO} , which accepts a +1.71V to +3.465V supply, allowing direct interface to inputs with 1.8V to 3.3V logic levels.

10 _______/VIXI/M




Figure 6. MAX9225/MAX9226 Power-Up/Power-Down Sequence

Flex Cable, PCB Interconnect, and Connectors

Interconnect for LCDS typically has a differential impedance of 100Ω . Use interconnect and connectors that have matched differential impedance to minimize impedance discontinuities.

Board Layout and Supply Bypassing

Separate the LVTTL/LVCMOS and LCDS signals to prevent crosstalk. A PCB or flex with separate layers for power, ground, and signals is recommended.

Bypass each V_{DD} and V_{DDO} pin with high-frequency, surface-mount ceramic $0.1\mu F$ and $0.01\mu F$ capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin.

ESD Protection

The MAX9225/MAX9226 are rated for $\pm 15 \text{kV}$ ESD protection using the Human Body Model. The Human Body Model discharge components are $C_S = 100 \text{pF}$ and $R_D = 1.5 \text{k}\Omega$ (Figure 7).





Figure 7. Human Body Model ESD Test Circuit

Chip Information


PROCESS: CMOS

Pin Configurations



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

PKG		8L 3x3		12L 3x3			16L 3x3		
REF.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
b	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30
D	2.90	3.00	3.10	2.90	3.00	3.10	2.90	3.00	3.10
Е	2.90	3.00	3.10	2.90	3.00	3.10	2.90	3.00	3.10
е	0	0.65 BSC.			0.50 BSC.			.50 BS0).
L	0.35	0.55	0.75	0.45	0.55	0.65	0.30	0.40	0.50
Ν		8			12			16	
ND		2			3			4	
NE		2			3			4	
A1	0	0.02	0.05	0	0.02	0.05	0 0.02 0.05		
A2	С	.20 REI	F	0.20 REF			0	0.20 REF	
k	0.25	-	-	0.25	-	-	0.25	-	-

	EXPOSED PAD VARIATIONS											
PKG.		D2			E2		PIN ID	JEDEC				
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	PINID	JEDEC				
TQ833-1	0.25	0.70	1.25	0.25	0.70	1.25	0.35 x 45°	WEEC				
T1233-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1				
T1233-3	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1				
T1233-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1				
T1633-2	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2				
T1633F-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2				
T1633FH-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2				
T1633-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2				
T1633-5	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2				

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- N IS THE TOTAL NUMBER OF TERMINALS.
- 4 THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL TIP.
- 6 ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- ▲ COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS

 ...
- DRAWING CONFORMS TO JEDEC MO220 REVISION C.
- MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- 11. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY. 12. WARPAGE NOT TO EXCEED 0.10mm.

DALLAS /VI/IXI/VI PACKAGE OUTLINE 8, 12, 16L THIN QFN, 3x3x0.8mm DOCUMENT CONTROL NO.

-DRAWING NOT TO SCALE-

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	1/06	Initial release	_
1	12/07	Changed max output short-circuit current from -20 to -25 in EC table; various style changes.	2, 3, 11

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.