Power MOSFET

–20 V, –3.7 A, 85 m Ω , Single P–Channel, CSP 1.0x1.5x0.65 mm

Features

- Low R_{DS(on)} at Low Gate Voltage
- Chip Scale Packaging
- High Power Density (A/mm²)
- This is a Pb-Free Device

Applications

- Load Switch in Cell Phone, DSC, PMP, GPS, PC's
- Battery Charging Switch

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

	<u> </u>				
Rating			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	-20	V
Gate-to-Source Voltage			V_{GS}	±8	V
Continuous Drain Current (Note 1)	Steady State	T _A = 25°C	I _D	-3.7	Α
Continuous Drain Current (Note 2)	Steady State	T _A = 25°C	I _D	-2.9	Α
Power Dissipation (Note 1)	Steady State	T _A = 25°C	P _D	1.5	W
Power Dissipation (Note 2)	Steady State	T _A = 25°C	P _D	0.9	W
Pulsed Drain Current $t_p = 10 \mu s$			I _{DM}	-15	Α
Operating Junction and Storage Temperature			T _J , T _{STG}	-55 to 150	°C
Source Current (Body Diode)			I _S	-1.1	Α
Lead Temperature for Soldering Purposes (IR/Convection)			T _L	250	°C

THERMAL RESISTANCE RATINGS

Rating	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{ heta JA}$	83	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	133	°C/W


- 1. Surface-mounted on FR4 board using 1 inch sq pad size (Cu area = 1 in sq [2 oz] including traces)
- 2. Surface-mounted on FR4 board using 77.3 sq mm min pad, 2 oz Cu. $\,$



ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX (Note 1)
-20 V	85 mΩ @ -4.5 V	
	123 mΩ @ –2.5 V	0.7.4
	150 mΩ @ –1.8 V	−3.7 A
	200 mΩ @ -1.5 V	



P-Channel MOSFET



6 PIN FLIP-CHIP 1.0 x 1.5 CASE 499BC

PIN CONNECTION AND MARKING DIAGRAM

G S D
S S D



воттом

3141 = Specific Device Code WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping [†]
NTVS3141PT2G	CSP-6 (Pb-Free)	3000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

$\textbf{MOSFET ELECTRICAL CHARACTERISTICS} \ (T_J = 25^{\circ}C \ unless \ otherwise \ noted)$

Symbol	Test Condition	Min	Тур	Max	Unit
		-	_		
V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-20			V
V _{(BR)DSS} /T _J	I _D = -250 μA, ref to 25°C		-9.0		mV/°C
I _{DSS}	$V_{GS} = 0 \text{ V}, V_{DS} = -20 \text{ V}$			-1.0	μΑ
I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8 \text{ V}$			±0.1	μΑ
V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = -250 \mu A$	-0.4	-0.7	-1.2	V
V _{GS(TH)} /T _J			3.0		mV/°C
R _{DS(on)}	$V_{GS} = -4.5 \text{ V}, I_D = -1.0 \text{ A}$		73	85	mΩ
	$V_{GS} = -2.5 \text{ V}, I_D = -1.0 \text{ A}$		87	123	1
	$V_{GS} = -1.8 \text{ V}, I_D = -1.0 \text{ A}$		107	150	1
	$V_{GS} = -1.5 \text{ V}, I_D = -1.0 \text{ A}$		134	200	1
I _{D(on)}	$V_{GS} = -4.5 \text{ V}, V_{DS} = -5.0 \text{ V}$	-10			Α
9FS	$V_{DS} = -5.0 \text{ V}, I_D = -1.0 \text{ A}$		6.0		S
RESISTANCE					
C _{ISS}			840		pF
Coss	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = -10 \text{ V}$		155		
C _{RSS}	103 101		120		1
Q _{G(TOT)}			9.0	13	nC
Q _{GS}	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V},$ $I_{D} = -1.0 \text{ A}$		1.0		1
Q_{GD}	.0		3.0		1
R_{G}	f = 1 MHz		9.0		Ω
4.5 V (Note 3)					
t _{d(ON)}			7.5	20	ns
t _r	VGs = -4.5 V. Vns = -10 V.		9.5	20	1
t _{d(OFF)}	$I_D = -1.0 \text{ A}, R_G = 6.0 \Omega$		35	65	1
t _f			50	80	1
TICS					
V_{SD}	$V_{GS} = 0 \text{ V},$ $I_{S} = -1.1 \text{ A}$		-0.7	-1.2	V
	18 1.1 A				
t _{RR}	$V_{GS} = 0 \text{ V, di/dt} = 100 \text{ A/}\mu\text{s,}$		37		ns
	V(BR)DSS V(BR)DSS/TJ IDSS IGSS VGS(TH) VGS(TH)/TJ RDS(on) ID(on) GFS RESISTANCE C1SS COSS CRSS CGSS CGSS CGGD RG 4.5 V (Note 3) td(ON) tr td(OFF) tf TICS	$\begin{array}{ c c c }\hline V_{(BR)DSS} & V_{GS} = 0 \text{ V, } I_D = -250 \mu\text{A} \\ \hline V_{(BR)DSS}/T_J & I_D = -250 \mu\text{A,} \\ ref \text{ to } 25^\circ\text{C} \\ \hline I_{DSS} & V_{GS} = 0 \text{ V, } V_{DS} = -20 \text{ V} \\ \hline I_{GSS} & V_{DS} = 0 \text{ V, } V_{GS} = \pm 8 \text{ V} \\ \hline \hline V_{GS}(TH) & V_{GS} = V_{DS}, I_D = -250 \mu\text{A} \\ \hline V_{GS(TH)}/T_J & \hline \\ \hline R_{DS(on)} & V_{GS} = -4.5 \text{ V, } I_D = -1.0 \text{ A} \\ \hline V_{GS} = -2.5 \text{ V, } I_D = -1.0 \text{ A} \\ \hline V_{GS} = -1.8 \text{ V, } I_D = -1.0 \text{ A} \\ \hline V_{GS} = -1.5 \text{ V, } I_D = -1.0 \text{ A} \\ \hline V_{GS} = -1.5 \text{ V, } I_D = -1.0 \text{ A} \\ \hline V_{GS} = -1.5 \text{ V, } I_D = -1.0 \text{ A} \\ \hline \hline V_{GS} = -4.5 \text{ V, } V_{DS} = -5.0 \text{ V} \\ \hline G_{FS} & V_{DS} = -5.0 \text{ V, } I_D = -1.0 \text{ A} \\ \hline \hline R_{COSS} & V_{GS} = 0 \text{ V, } f = 1.0 \text{ MHz,} \\ \hline V_{CRSS} & V_{DS} = -10 \text{ V} \\ \hline V_{GS} = -4.5 \text{ V, } V_{DS} = -10 \text{ V,} \\ \hline I_D = -1.0 \text{ A} & V_{GS} = -4.5 \text{ V, } V_{DS} = -10 \text{ V,} \\ \hline I_D = -1.0 \text{ A, } R_G = 6.0 \Omega \\ \hline \hline TICS & V_{SD} & V_{GS} = 0 \text{ V,} \\ \hline \end{array}$	$\begin{array}{ c c c }\hline V_{(BR)DSS} & V_{GS} = 0 \text{ V, } I_D = -250 \mu\text{A} & -20 \\ \hline V_{(BR)DSS}/T_J & I_D = -250 \mu\text{A}, \\ \text{ref to } 25^{\circ}\text{C} & \\ \hline I_{DSS} & V_{GS} = 0 \text{ V, } V_{DS} = -20 \text{ V} \\ \hline I_{GSS} & V_{DS} = 0 \text{ V, } V_{GS} = \pm 8 \text{ V} \\ \hline \hline V_{GS(TH)} & V_{GS} = V_{DS}, I_D = -250 \mu\text{A} & -0.4 \\ \hline V_{GS(TH)}/T_J & & \\ \hline \hline R_{DS(on)} & V_{GS} = -4.5 \text{ V, } I_D = -1.0 \text{ A} \\ \hline V_{GS} = -1.8 \text{ V, } I_D = -1.0 \text{ A} \\ \hline V_{GS} = -1.8 \text{ V, } I_D = -1.0 \text{ A} \\ \hline V_{GS} = -1.5 \text{ V, } I_D = -1.0 \text{ A} \\ \hline V_{GS} = -1.5 \text{ V, } V_{DS} = -5.0 \text{ V} & -10 \\ \hline g_{FS} & V_{DS} = -5.0 \text{ V, } I_D = -1.0 \text{ A} \\ \hline \hline RESISTANCE & \\ \hline \hline C_{ISS} & \\ \hline C_{OSS} & V_{GS} = 0 \text{ V, } f = 1.0 \text{ MHz,} \\ \hline V_{DS} = -10 \text{ V} & \\ \hline I_D = -1.0 \text{ A} & \\ \hline \hline Q_{GD} & \\ \hline R_G & f = 1 \text{ MHz} \\ \hline \hline 4.5 \text{ V (Note 3)} & \\ \hline \hline t_f & \\ \hline \hline TICS & \\ \hline \hline V_{SD} & V_{GS} = 0 \text{ V,} \\ \hline \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{ c c c c }\hline V_{(BR)DSS} & V_{GS} = 0 \text{ V, } I_D = -250 \mu\text{A} & -20 \\ \hline V_{(BR)DSS}/T_J & I_D = -250 \mu\text{A}, \\ ref to 25°C & -9.0 \\ \hline I_{DSS} & V_{GS} = 0 \text{ V, } V_{DS} = -20 \text{ V} & -1.0 \\ \hline I_{GSS} & V_{DS} = 0 \text{ V, } V_{GS} = \pm 8 \text{ V} & \pm 0.1 \\ \hline \hline V_{GS(TH)} & V_{GS} = V_{DS}, I_D = -250 \mu\text{A} & -0.4 & -0.7 & -1.2 \\ \hline V_{GS(TH)}/T_J & 3.0 & 73 & 85 \\ \hline V_{GS} = -4.5 \text{ V, } I_D = -1.0 \text{ A} & 73 & 85 \\ \hline V_{GS} = -2.5 \text{ V, } I_D = -1.0 \text{ A} & 87 & 123 \\ \hline V_{GS} = -1.8 \text{ V, } I_D = -1.0 \text{ A} & 107 & 150 \\ \hline V_{GS} = -1.5 \text{ V, } I_D = -1.0 \text{ A} & 134 & 200 \\ \hline I_{D(on)} & V_{GS} = -4.5 \text{ V, } V_{DS} = -5.0 \text{ V} & -10 \\ \hline g_{FS} & V_{DS} = -5.0 \text{ V, } I_D = -1.0 \text{ A} & 6.0 \\ \hline RESISTANCE & 840 \\ \hline C_{ISS} & C_{OSS} & V_{GS} = 0 \text{ V, } f = 1.0 \text{ MHz,} \\ \hline V_{GS} = -4.5 \text{ V, } V_{DS} = -10 \text{ V,} & 155 \\ \hline C_{RSS} & 0.0 \text{ J} & 1.0 \\ \hline Q_{GD} & 0.0 & 3.0 \\ \hline R_G & f = 1 \text{ MHz} & 9.0 \\ \hline 4.5 \text{ V (Note 3)} & \hline t_{f} & V_{GS} = -4.5 \text{ V, } V_{DS} = -10 \text{ V,} \\ \hline I_D = -1.0 \text{ A, } R_G = 6.0 \Omega & 35 & 65 \\ \hline 50 & 80 \\ \hline TICS & \hline \end{array}$

^{3.} Pulse Test: pulse width \leq 300 $\mu\text{s},$ duty cycle \leq 2%

TYPICAL PERFORMANCE CURVES





Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL PERFORMANCE CURVES




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Gate Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

TYPICAL PERFORMANCE CURVES





Figure 12. Thermal Response

PACKAGE DIMENSIONS

6 PIN FLIP-CHIP, 1.0x1.5 CASE 499BC **ISSUE A**



BOTTOM VIEW

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

- CONTROLLING DIMENSION: MILLIMETERS. COPLANARITY APPLIES TO THE SPHERICAL CROWNS OF THE SOLDER BALLS.

	MILLIMETERS		
DIM	MIN MAX		
Α		0.64	
A1	0.22	0.28	
A2	0.34	0.36	
b	0.29	0.34	
D	0.92	1.00	
E	1.42	1.50	
e	0.50 BSC		

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and war engineer trademarks of semiconductor components industries, Ite (SciLLC) solitate services are injective to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.