

Preliminary DATASHEET

Specifications in this document are tentative and subject to change.

R8C/3GC Group RENESAS MCU

REJ03B0301-0010 Rev.0.10 May 24, 2010

1. Overview

1.1 Features

The R8C/3GC Group of single-chip MCUs incorporates the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs are designed to maximize EMI/EMS performance.

Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

The R8C/3GC Group has data flash (1 KB × 4 blocks) with the background operation (BGO) function.

1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.



1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/3GC Group.

Table 1.1		r R8C/3GC Group (1)		
Item	Function	Specification		
CPU	Central processing	R8C CPU core		
	unit	Number of fundamental instructions: 89		
		Minimum instruction execution time:		
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)		
		200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V)		
		• Multiplier: 16 bits \times 16 bits \rightarrow 32 bits		
		• Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits \rightarrow 32 bits		
		Operation mode: Single-chip mode (address space: 1 Mbyte)		
Memory	ROM, RAM, Data	Refer to Table 1.3 Product List for R8C/3GC Group.		
	flash			
Power Supply	Voltage detection	Power-on reset		
Voltage	circuit	Voltage detection 3 (detection level of voltage detection 0 and voltage		
Detection		detection 1 selectable)		
I/O Ports	Programmable I/O	Input-only: 1 pin		
	ports	CMOS I/O ports: 19, selectable pull-up resistor		
		High current drive ports: 19		
Clock	Clock generation	4 circuits: XIN clock oscillation circuit,		
	circuits	XCIN clock oscillation circuit (32 kHz),		
		High-speed on-chip oscillator (with frequency adjustment function),		
		Low-speed on-chip oscillator		
		Oscillation stop detection: XIN clock oscillation stop detection function		
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16		
		Low power consumption modes:		
		Standard operating mode (high-speed clock, low-speed clock, high-speed		
		on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode		
		Real-time clock (timer RE)		
Intorrupte		Number of interrupt vectors: 69		
Interrupts				
		• External Interrupt: 7 (INT × 3, Key input × 4)		
Watabdag Tim	or	Priority levels: 7 levels		
Watchdog Tim	er	14 bits × 1 (with prescaler)		
		Reset start selectable		
		Low-speed on-chip oscillator for watchdog timer selectable		
DTC (Data Tra	insfer Controller)	• 1 channel		
		Activation sources: 23		
		Transfer modes: 2 (normal mode, repeat mode)		
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler)		
		Timer mode (period timer), pulse output mode (output level inverted every		
		period), event counter mode, pulse width measurement mode, pulse period		
		measurement mode		
	Timer RB	8 bits × 1 (with 8-bit prescaler)		
		Timer mode (period timer), programmable waveform generation mode (PWM		
		output), programmable one-shot generation mode, programmable wait one-		
		shot generation mode		
	Timer RC	16 bits × 1 (with 4 capture/compare registers)		
		Timer mode (input capture function, output compare function), PWM mode		
		(output 3 pins), PWM2 mode (PWM output pin)		
	Timer RE	8 bits × 1		
		Real-time clock mode (count seconds, minutes, hours, days of week)		
	1			

Table 1.1 Specifications for R8C/3GC Group (1)



Item	Function	Specification		
Serial	UART0	Clock synchronous serial I/O/UART		
Interface	UART2	Clock synchronous serial I/O/UART, I ² C mode (I ² C-bus),		
		multiprocessor communication function		
Synchronous Serial 1 (shared with I ² C-bus)		1 (shared with I ² C-bus)		
Communication Unit (SSU)				
I ² C bus		1 (shared with SSU)		
LIN Module		Hardware LIN: 1 (timer RA, UART0)		
A/D Converte	er	10-bit resolution × 8 channels, includes sample and hold function, with sweep mode		
D/A Converte	er	8-bit resolution × 2 circuits		
Comparator I	В	2 circuits		
Flash Memor	у	 Programming and erasure voltage: VCC = 2.7 to 5.5 V 		
		 Programming and erasure endurance: 10,000 times (data flash) 		
		1,000 times (program ROM)		
		 Program security: ROM code protect, ID code check 		
		 Debug functions: On-chip debug, on-board flash rewrite function 		
		 Background operation (BGO) function 		
Operating Fre	equency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)		
Voltage		f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)		
Current Cons	sumption	Typ. 6.5 mA (VCC = 5.0 V, f(XIN) = 20 MHz)		
		Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz)		
		Typ. 3.5 μA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz))		
		Typ. 2.0 μA (VCC = 3.0 V, stop mode)		
Operating An	nbient Temperature	-20 to 85°C (N version)		
		-40 to 85°C (D version) ⁽¹⁾		
Package		24-pin HWQFN		
		Package code: PWQN0024KC-A		
		24-pin LSSOP		
		Package code: PLSP0024JB-A (previous code: 24P2F-A)		

Table 1.2 Specifications for R8C/3GC Group (2)

Note:

1. Specify the D version if D version functions are to be used.



Current of May 2010


1.2 Product List

Table 1.3 lists Product List for R8C/3GC Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/3GC Group.

Part No.	ROM C	apacity	RAM	Package Type	Remarks
Fait NO.	Program ROM	Data flash	Capacity	Fackage Type	Remarks
R5F213G2CNNP (D)	8 Kbytes	1 Kbyte × 4	1 Kbyte	PWQN0024KC-A	N version
R5F213G4CNNP (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PWQN0024KC-A	
R5F213G5CNNP (D)	24 Kbytes	1 Kbyte × 4	2 Kbytes	PWQN0024KC-A	
R5F213G6CNNP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PWQN0024KC-A	
R5F213G2CDNP (D)	8 Kbytes	1 Kbyte × 4	1 Kbyte	PWQN0024KC-A	D version
R5F213G4CDNP (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PWQN0024KC-A	
R5F213G5CDNP (D)	24 Kbytes	1 Kbyte × 4	2 Kbytes	PWQN0024KC-A	
R5F213G6CDNP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PWQN0024KC-A	
R5F213G1CNSP (D)	4 Kbytes	1 Kbyte × 4	512 byte	PLSP0024JB-A	N version
R5F213G2CNSP (D)	8 Kbytes	1 Kbyte × 4	1 Kbyte	PLSP0024JB-A	
R5F213G4CNSP (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLSP0024JB-A	
R5F213G5CNSP (D)	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLSP0024JB-A	
R5F213G6CNSP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLSP0024JB-A	
R5F213G1CDSP (D)	4 Kbytes	1 Kbyte × 4	512 byte	PLSP0024JB-A	D version
R5F213G2CDSP (D)	8 Kbytes	1 Kbyte × 4	1 Kbyte	PLSP0024JB-A	
R5F213G4CDSP (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLSP0024JB-A	
R5F213G5CDSP (D)	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLSP0024JB-A	
R5F213G6CDSP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLSP0024JB-A	

Table 1.3Product List for R8C/3GC Group

(D): Under development








Specifications in this document are tentative and subject to change.


1. Overview

1.3 **Block Diagram**

R8C/3GC Group

Figure 1.2 shows a Block Diagram.








Under development Preliminary document Specifications in this document are tentative a

R8C/3GC Group

1.4 Pin Assignment

Figure 1.3 shows Pin Assignment (Top View) of PWQN0024KC-A Package. Table 1.4 outlines the Pin Name Information by Pin Number.





				I/O Pir	Functions for P	eripheral	Modules	i
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	l ² C bus	A/D Converter, D/A Converter, Comparator B
1	MODE							
2	RESET							
3	XOUT(/XCOUT)	P4_7						
4	VSS/AVSS							
5	XIN(/XCIN)	P4_6						
6	VCC/AVCC							
7		P3_7		TRAO	(RXD2/SCL2/ TXD2/SDA2)	SSO	SDA	
8		P3_5		(TRCIOD)	(CLK2)	SSCK	SCL	
9		P3_4		(TRCIOC)	(RXD2/SCL2/ TXD2/SDA2)	SSI		IVREF3
10		P3_3	INT3	(TRCCLK)	(CTS2/RTS2)	SCS		IVCMP3
11		P4_5	INT0		(RXD2/SCL2)			ADTRG
12		P1_7	INT1	(TRAIO)				IVCMP1
13		P1_6			(CLK0)			IVREF1
14		P1_5	(INT1)	(TRAIO)	(RXD0)			
15		P1_4		(TRCCLK)	(TXD0)			
16		P1_3	KI3	TRBO/ (TRCIOC)				AN11
17		P1_2	KI2	(TRCIOB)				AN10
18		P1_1	KI1	(TRCIOA/ TRCTRG)				AN9
19		P1_0	KI0	(TRCIOD)				AN8
20		P0_7		(TRCIOC)				AN0/DA1
21		P0_6		(TRCIOD)				AN1/DA0
22		P0_2		(TRCIOA/ TRCTRG)				AN5
23		P0_1		(TRCIOA/ TRCTRG)				AN6
24		P4_2						VREF

Table 1.4 Pin Name Information by Pin Number

Note:

1. Can be assigned to the pin in parentheses by a program.

Figure 1.4 shows Pin Assignment (Top View) of PLSP0024JB-A Package. Table 1.5 outlines the Pin Name Information by Pin Number.




Figure 1.4 Pin Assignment (Top View) of PLSP0024JB-A Package



				I/O Pin	Functions for Pe	eripheral	Modules	
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	l ² C bus	A/D Converter, D/A Converter, Comparator B
1		P0_2		(TRCIOA/ TRCTRG)				AN5
2		P0_1		(TRCIOA/ TRCTRG)				AN6
3		P4_2						VREF
4	MODE							
5	RESET							
6	XOUT(/XCOUT)	P4_7						
7	VSS/AVSS							
8	XIN(/XCIN)	P4_6						
9	VCC/AVCC							
10		P3_7		TRAO	(RXD2/SCL2/ TXD2/SDA2)	SSO	SDA	
11		P3_5		(TRCIOD)	(CLK2)	SSCK	SCL	
12		P3_4		(TRCIOC)	(RXD2/SCL2/ TXD2/SDA2)	SSI		IVREF3
13		P3_3	INT3	(TRCCLK)	(CTS2/RTS2)	SCS		IVCMP3
14		P4_5	INT0		(RXD2/SCL2)			ADTRG
15		P1_7	INT1	(TRAIO)				IVCMP1
16		P1_6			(CLK0)			IVREF1
17		P1_5	(INT1)	(TRAIO)	(RXD0)			
18		P1_4	. ,	(TRCCLK)	(TXD0)			
19		P1_3	KI3	TRBO/ (TRCIOC)				AN11
20		P1_2	KI2	(TRCIOB)				AN10
21		P1_1	KI1	(TRCIOA/ TRCTRG)				AN9
22		P1_0	KI0	(TRCIOD)				AN8
23		P0_7		(TRCIOC)				AN0/DA1
24		P0_6		(TRCIOD)				AN1/DA0

Table 1.5 Pin Name Information by Pin Number

Note:

R8C/3GC Group

1. Can be assigned to the pin in parentheses by a program.

1.5 Pin Functions

Tables 1.6 and 1.7 list Pin Functions.

Table 1.6Pin Functions (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	_	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	_	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	Ι	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	I/O	the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input it to the XOUT pin and leave the XIN pin open.
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT
XCIN clock output	XCOUT	0	pins ⁽¹⁾ . To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INTO, INT1, INT3	I	INT interrupt input pins. INT0 is timer RB, and RC input pin.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Serial interface	CLK0, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD2	I	Serial data input pins
	TXD0, TXD2	0	Serial data output pins
	CTS2	I	Transmission control input pin
	RTS2	0	Reception control output pin
	SCL2	I/O	I ² C mode clock I/O pin
	SDA2	I/O	I ² C mode data I/O pin
I ² C bus	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
SSU	SSI	I/O	Data I/O pin
	SCS	I/O	Chip-select signal I/O pin
	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin

I: Input

O: Output

I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.



Table 1.7	Pin Functions (2)	
-----------	-------------------	--

Item	Pin Name	I/O Type	Description
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter and D/A converter
A/D converter	AN0, AN1, AN5, AN6, AN8 to AN11	I	Analog input pins to A/D converter
	ADTRG	I	AD external trigger input pin
D/A converter	DA0, DA1	0	D/A converter output pins
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins
	IVREF1, IVREF3	I	Comparator B reference voltage input pins
I/O port	P0_1, P0_2, P0_6, P0_7, P1_0 to P1_7, P3_3 to P3_5, P3_7, P4_5 to P4_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. All ports can be used as LED drive ports.
Input port	P4_2	I	Input-only port

I: Input O: Output I/O: Input and output




Central Processing Unit (CPU)

R8C/3GC Group

2.

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.





2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



2.8.7 Interrupt Enable Flag (I)

R8C/3GC Group

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



3. Memory

3.1 R8C/3GC Group

Figure 3.1 is a Memory Map of R8C/3GC Group. The R8C/3GC Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/3GC Group



Special Function Registers (SFRs) 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers. Table 4.13 lists the ID Code Areas and Option Function Select Area.

Table 4.1	SFR Information (1) (1)		
Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	00101000b
0007h	System Clock Control Register 1	CM1	0010000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	0XXXXXXXb ⁽²⁾
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDTC	00111111b
0010h			
0011h			
0012h			
0013h			
0014h			
0015h	High-Speed On-Chip Oscillator Control Register 7	FRA7	When shipping
0016h			
0017h			
0018h 0019h			
001Ah			
001Bh 001Ch	Count Source Protection Made Deviator	CSPR	00h
00101	Count Source Protection Mode Register	CSPR	10000000b ⁽³⁾
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h	On-Chip Reference Voltage Control Register	OCVREFCR	00h
0027h		00005	
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When Shipping
002Ah 002Bh	High-Speed On-Chip Oscillator Control Register 5	FRA5	When Shipping
	High-Speed On-Chip Oscillator Control Register 6	FRA6	When Shipping
002Ch 002Dh			
002Dh 002Eh			
002En 002Fh	High-Speed On-Chin Oscillator Control Register 3	FRA3	When shipping
002Fn 0030h	High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit Control Register	CMPA	00h
0030h	Voltage Monitor Circuit Edge Select Register	VCAC	00h
0031h	יטונעשט איטרוונטר טורטווג בעשב טבובטו הבשוטוכו	VOAC	
0032h	Voltage Detect Register 1	VCA1	00001000b
0034h	Voltage Detect Register 2	VCA1	0000100000 00h ⁽⁴⁾
			00100000b (5)
0035h			
0036h	Voltage Detection 1 Level Select Register	VD1LS	00000111b
0037h			
0038h	Voltage Monitor 0 Circuit Control Register	VW0C	1100X010b (4)
			1100X011b ⁽⁵⁾
0039h	Voltage Monitor 1 Circuit Control Register	VW1C	10001010b
I		I	1

Table 4.1	SFR Information	(1) (1)
		(' / `	'

X: Undefined Notes:

1. 2.

The blank areas are reserved and cannot be accessed by users. The CWR bit in the RSTER register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.

3. The CSPROINI bit in the OFS register is set to 0.

The LVDAS bit in the OFS register is set to 1. 4.

5. The LVDAS bit in the OFS register is set to 0.



SFR Information (2)⁽¹⁾ Table 4.2

Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0041h		TIMILETIC	XXXXXX0000D
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h		11(010	700000000
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
		SSUIC / IICIC	
004Fh	SSU Interrupt Control Register / IIC bus Interrupt Control Register (2)		XXXXX000b
0050h			
0051h	UART0 Transmit Interrupt Control Register	S0TIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h			
0054h			
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
		INTSIC	~~00~0000
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h	Voltage Monitor 1 Interrupt Control Register	VCMP1IC	XXXXX000b
	Voltage Monitor 2 Interrupt Control Register	VCMP2IC	XXXXX000b
0073h		VGIVIPZIG	4000
0074h			
0075h			
0076h			
0077h			
0078h			1
0078h 0079h			
0078h			
0078h 0079h			
0078h 0079h 007Ah 007Bh			
0078h 0079h 007Ah 007Bh 007Ch			
0078h 0079h 007Ah 007Bh 007Ch 007Dh			
0078h 0079h 007Ah 007Bh 007Ch			

Notes: 1. 2.

The blank areas are reserved and cannot be accessed by users. Selectable by the IICSEL bit in the SSUIICSR register.

SFR Information (3)⁽¹⁾ Table 4.3

Address	Register	Symbol	After Reset
0080h	DTC Activation Control Register	DTCTL	00h
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch			
008Dh	DTC Activation Enable Register 5	DTCEN5	00h
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Fh		DICENC	0011
0090h			
0090h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	UOTB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UARTO Receive Buffer Register	UORB	XXh
00A0h		COND	XXh
00A7h 00A8h	UART2 Transmit/Receive Mode Register	LIAND	00h
	UART2 ITAIIsini/Receive Mode Register	U2MR	
00A9h		U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00ABh			XXh
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh
00AFh			XXh
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h			
00B2h			
00B3h			
00B4h			
00B5h		ł	1
00B6h			
00B7h			
00B8h			
00B9h			
00B9n 00BAh			
	LIADT2 Special Made Degister F	LIDOMDE	00b
00BBh	UART2 Special Mode Register 5	U2SMR5	00h
00BCh	UART2 Special Mode Register 4	U2SMR4	00h
00BDh	UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
			VOODOOD
00BEh 00BFh	UART2 Special Mode Register 2 UART2 Special Mode Register	U2SMR2 U2SMR	X000000b X000000b



SFR Information (4)⁽¹⁾ Table 4.4

R8C/3GC Group

Address	Register	Symbol	After Reset
	A/D Register 0	AD0	XXXh
00C1h			000000XXb
00C2h	A/D Register 1	AD1	XXh
00C3h			000000XXb
00C4h	A/D Register 2	AD2	XXh
00C5h	-		000000XXb
00C6h	A/D Register 3	AD3	XXh
00C7h	0		000000XXb
	A/D Register 4	AD4	XXh
00C9h			000000XXb
00CAh	A/D Register 5	AD5	XXh
00CBh		1,20	000000XXb
	A/D Register 6	AD6	XXh
00CDh		1,20	000000XXb
00CEh	A/D Register 7	AD7	XXh
00CFh			000000XXb
00D0h			0000000000
00D01h			
00D1h 00D2h			
00D2h 00D3h			
	A/D Mada Dagistar		00h
	A/D Mode Register	ADMOD	00h
00D5h	A/D Input Select Register	ADINSEL	1100000b
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
	D/A0 Register	DA0	00h
	D/A1 Register	DA1	00h
00DAh			
00DBh			
00DCh	D/A Control Register	DACON	00h
00DDh			
00DEh			
00DFh			
	Port P0 Register	P0	XXh
	Port P1 Register	P1	XXh
00E2h	Port P0 Direction Register	PD0	00h
	Port P1 Direction Register	PD1	00h
00E4h			0011
	Port P3 Register	P3	XXh
00E6h	FUIL F3 REGISTER	гэ	~~!!
	Dest D2 Direction Desister	DD2	0.01-
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h			
	Port P4 Direction Register	PD4	00h
00EBh			
00ECh			
00EDh			
00EEh			
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			
00F5h			
00F6h			
00F7h			
00F8h			
00F9h			
00FAh			
00FBh			
00FCh			
00FDh			
00FEh			
00FFh			

SFR Information (5)⁽¹⁾ Table 4.5

Address	Register	Symbol	After Reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h	LIN Control Register 2	LINCR2	00h
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBFKL	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010En		INDER	FFII
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			
0118h	Timer RE Second Data Register	TRESEC	00h
0119h	Timer RE Minute Data Register	TREMIN	00h
011Ah	Timer RE Hour Data Register	TREHR	00h
011Bh	Timer RE Day of Week Data Register	TREWK	00h
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
011Fh			
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0127h			00h
0128h	Timer RC General Register A	TRCGRA	FFh
0129h			FFh
0123h	Timer RC General Register B	TRCGRB	FFh
012An			FFh
012Bh	Timer RC General Register C	TRCGRC	FFh
012Ch			FFh
012Dh	Timer RC General Register D	TRCGRD	FFh
012En		I LOOKD	FFh
	Limor PC Control Register 2	TRCCR2	
0130h 0131h	Timer RC Control Register 2	TRCCR2	00011000b
	Timer RC Digital Filter Function Select Register Timer RC Output Master Enable Register	TRCDF	00h
0132h		TRCOER	01111111b
0133h	Timer RC Trigger Control Register	TRCADCR	00h
0134h			
0135h			
0136h			
0137h			
0138h			
0139h			
013Ah			
013Bh			
013Ch			
013Dh			
013Eh			
013Fh			
Noto			:

SFR Information (6)⁽¹⁾ Table 4.6

Address	Register	Symbol	After Reset
0140h			
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h 0148h			
014011 0149h			
0149h			
014Bh			
014Ch			
014Dh			
014Eh			
014Fh			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0157h			
0158h			
0159h			
015Ah 015Bh			
015Bn			
015Dh			
015Eh			
015Eh			
0160h			
0161h			
0162h			
0163h			
0164h			
0165h			
0166h			
0167h			
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h 0171h			
0171h 0172h			
0172n 0173h			
0173h			
017411 0175h			
0176h			
0177h			
0178h			
0179h			
017Ah			
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			
X: Undefined			



Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h			
0185h			
0186h			
0187h			
0188h	UART0 Pin Select Register	U0SR	00h
0189h		110050	
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch 018Dh	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh	INT Interrupt Input Pin Select Register	INTSR	00h
018Eh	I/O Function Pin Select Register	PINSR	00h
0190h		FINSK	0011
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register ⁽²⁾	SSTDR / ICDRT	FFh
0195h	SS Transmit Data Register H ⁽²⁾	SSTDRH	FFh
0196h	SS Receive Data Register L / IIC bus Receive Data Register ⁽²⁾	SSRDR / ICDRR	FFh
0197h	SS Receive Data Register H ⁽²⁾	SSRDRH	FFh
0198h	SS Control Register H / IIC bus Control Register 1 ⁽²⁾	SSCRH / ICCR1	00h
0199h	SS Control Register L / IIC bus Control Register 2 ⁽²⁾	SSCRL / ICCR2	01111101b
0193h	SS Control Register L / IIC bus Control Register 2 (4)	SSORE / ICOR	00010000b / 00011000l
019An		SSER / ICIER	0001000007 00011000
019Bh	SS Enable Register / IIC bus Interrupt Enable Register ⁽²⁾	SSSR / ICIER	00h / 0000X000b
	SS Status Register / IIC bus Status Register ⁽²⁾		
019Dh	SS Mode Register 2 / Slave Address Register ⁽²⁾	SSMR2 / SAR	00h
019Eh 019Fh			
019Fn			
01A01			
01A1h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h 01B2h	Flash Memory Status Register	EST	100002005
01B2h 01B3h	I IASH WEITIU Y SIALUS REYISLEI	FST	10000X00b
01B3h 01B4h	Flash Memory Control Register 0	FMR0	00h
01B411 01B5h	Flash Memory Control Register 0	FMR1	00h
01B6h	Flash Memory Control Register 1	FMR2	00h
01B7h		the	
01B8h			1
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			

X: Undefined

Notes: 1. The blank areas are reserved and cannot be accessed by users. 2. Selectable by the IICSEL bit in the SSUIICSR register.



SFR Information (8)⁽¹⁾ Table 4.8

			- A (
Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h			XXh
01C2h			0000XXXXb
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh
01C5h			XXh
01C6h			0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h		, uerti	0011
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D1h			<u> </u>
01D2h 01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			<u> </u>
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			<u> </u>
01E9h			
01EAh			
01EBh		1	
01ECh			
01EDh			
01EEh			
01EFh			
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
01F1h	······································	1	
01F2h	Drive Capacity Control Register 0	DRR0	00h
01F3h	Drive Capacity Control Register 0	DRR1	00h
			0011
01F4h	Les 1 Thurshold Octobel Deviates 0	1/1 70	
01F5h	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
01F7h			
01F8h	Comparator B Control Register 0	INTCMP	00h
01F9h			
01FAh	External Input Enable Register 0	INTEN	00h
01FBh	· · · · · · · · · · · · · · · · · · ·		
01FCh	INT Input Filter Select Register 0	INTF	00h
01FDh			
01FEh	Key Input Enable Register 0	KIEN	00h
	I ven mind register o	NEN	0011
01FFh			<u> </u>
X: Undefined			



SFR Information (9)⁽¹⁾ Table 4.9

Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h			XXh
2C43h			XXh
2C44h			XXh
2C45h			XXh
2C46h			XXh
2C47h			XXh
	DTC Control Data 1	DTCD1	XXh
2C49h			XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh			XXh
2C5Fh			XXh
	DTC Control Data 4	DTCD4	XXh
2C61h			XXh
2C62h			XXh
2C63h			XXh
2C64h			XXh
2C65h			XXh
2C66h			XXh
2C67h			XXh
	DTC Control Data 5	DTCD5	XXh
2C69h		2.000	XXh
2C6Ah			XXh
2C6Bh			XXh
2C6Ch			XXh
2C6Dh			XXh
2C6Dh 2C6Eh			XXh
2C6Fh			XXh
200111			AA11



Table 4.10	SFR Information (10) ⁽¹⁾
------------	-------------------------------------

Addroop	Bogistor	Symbol	After Beest
Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6 DTCD6	DICD6	XXh
2C71h		XXh	
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h	1		XXh
2C77h	4		XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h		DICDI	XXh
	4		
2C7Ah	-		XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh	1		XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h			XXh
2C82h	4		XXh
2C83h	4		XXh
2C83h	4		XXh
	4		
2C85h			XXh
2C86h			XXh
2C87h			XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h	1		XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch	4		XXh
2C8Dh	4		XXh
	4		
2C8Eh	4		XXh
2C8Fh			XXh
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h			XXh
2C93h	1		XXh
2C94h			XXh
2C95h			XXh
2C96h	4		XXh
2C97h	4		XXh
	DTO Constant Data 44	DTOD44	
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch			XXh
2C9Dh			XXh
2C9Eh	1		XXh
2C9Fh	1		XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA0h 2CA1h			XXh
	4		
2CA2h	4		XXh
2CA3h	4		XXh
2CA4h			XXh
2CA5h			XXh
2CA6h			XXh
2CA7h	1		XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h		5.02.0	XXh
2CAAh	4		XXh
2CAAn 2CABh	4		XXh
	4		
2CACh	4		XXh
2CADh	4		XXh
2CAEh			XXh
2CAFh			XXh
X [.] Undefined			



Table 4.11	SFR Information (11) ⁽¹⁾
------------	-------------------------------------

Address	Desister	O: make al	After Deest
Address	Register	Symbol	After Reset
2CB0h	DTC Control Data 14 DTCD14	DICD14	XXh
2CB1h		XXh	
2CB2h			XXh
2CB3h			XXh
2CB4h			XXh
2CB5h	-		XXh
	-		
2CB6h			XXh
2CB7h			XXh
2CB8h	DTC Control Data 15	DTCD15	XXh
2CB9h			XXh
2CBAh			XXh
2CBBh	-		XXh
	-		
2CBCh			XXh
2CBDh			XXh
2CBEh			XXh
2CBFh			XXh
2CC0h	DTC Control Data 16	DTCD16	XXh
2CC1h		2.02.0	XXh
2CC2h	4		XXh
	-		
2CC3h	4		XXh
2CC4h			XXh
2CC5h			XXh
2CC6h			XXh
2CC7h	1		XXh
2CC8h	DTC Control Data 17	DTCD17	XXh
2000h		DICDI	
			XXh
2CCAh			XXh
2CCBh			XXh
2CCCh			XXh
2CCDh			XXh
2CCEh			XXh
2CCFh	-		XXh
	DTO Control Data 40	DTOD40	
2CD0h	DTC Control Data 18	DTCD18	XXh
2CD1h			XXh
2CD2h			XXh
2CD3h			XXh
2CD4h			XXh
2CD5h			XXh
2CD6h	-		XXh
	-		
2CD7h			XXh
2CD8h	DTC Control Data 19	DTCD19	XXh
2CD9h			XXh
2CDAh	7		XXh
2CDBh	1		XXh
2CDCh	1		XXh
2CDDh	4		XXh
	4		
2CDEh	4		XXh
2CDFh			XXh
2CE0h	DTC Control Data 20	DTCD20	XXh
2CE1h	7		XXh
2CE2h	1		XXh
2CE3h	1		XXh
	4		
2CE4h	-		XXh
2CE5h			XXh
2CE6h			XXh
2CE7h			XXh
2CE8h	DTC Control Data 21	DTCD21	XXh
2CE9h			XXh
2CEAh	4		XXh
	4		
2CEBh	4		XXh
2CECh			XXh
2CEDh			XXh
2CEEh	1		XXh
2CEFh	1		XXh
X: Undefined		1	



Table 4.12SFR Information (12) (1)

Address	Register	Symbol	After Reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h	1		XXh
2CF2h	1		XXh
2CF3h	1		XXh
2CF4h	1		XXh
2CF5h	1		XXh
2CF6h	1		XXh
2CF7h	1		XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh	1		XXh
2CFEh			XXh
2CFFh			XXh
2D00h			

2FFFh

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.13 ID Code Areas and Option Function Select Area

Address	Area Name	Symbol	After Reset
: FFDBh	Option Function Select Register 2	OFS2	(Note 1)
:		0102	
FFDFh	ID1		(Note 2)
:			
FFE3h	ID2		(Note 2)
:			
FFEBh	ID3		(Note 2)
:			
FFEFh	ID4		(Note 2)
:			
FFF3h	ID5		(Note 2)
:	1120		
FFF7h	ID6		(Note 2)
:			
FFFBh	ID7		(Note 2)
•	Ontion Function Salast Desister		(Noto 1)
FFFFh	Option Function Select Register	OFS	(Note 1)

Notes:

 The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.

When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.

2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.



5. **Electrical Characteristics**

Absolute Maximum Ratings Table 5.14

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vi	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	$-40^{\circ}C \le T_{opr} \le 85^{\circ}C$	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C



Symbol		Par	ameter		Conditions	Standard			Unit
Symbol		Fdi	ameter		Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage					1.8	-	5.5	V
Vss/AVss	Supply voltage					-	0	-	V
Viн	Input "H" voltage	Other th	an CMOS ir	nput		0.8 Vcc	-	Vcc	V
		CMOS	Input level	•	$4.0~V \leq V \text{CC} \leq 5.5~V$	0.5 Vcc	-	Vcc	V
		input	switching	0.35 Vcc	$2.7~V \leq V \text{CC} < 4.0~V$	0.55 Vcc	-	Vcc	V
			function (I/O port)		$1.8~V \leq Vcc < 2.7~V$	0.65 Vcc	-	Vcc	V
			(no port)	Input level selection:	$4.0~V \leq V \text{CC} \leq 5.5~V$	0.65 Vcc	-	Vcc	V
			0.5 Vcc	0.5 Vcc	$2.7~V \leq V \text{CC} < 4.0~V$	0.7 Vcc	-	Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0.8 Vcc	-	Vcc	V
				Input level selection:	$4.0~V \leq V \text{CC} \leq 5.5~V$	0.85 Vcc	-	Vcc	V
			0.7 Vcc	$2.7~V \leq V \text{cc} < 4.0~V$	0.85 Vcc	-	Vcc	V	
					$1.8~V \leq Vcc < 2.7~V$	0.85 Vcc	1	Vcc	V
			I clock input			1.2	-	Vcc	V
Vı∟ Input "L"	Input "L" voltage	-	an CMOS ir	nput		0	-	0.2 Vcc	V
		CMOS	Input level		$4.0~V \leq Vcc \leq 5.5~V$	0	-	0.2 Vcc	V
		input	switching function	0.35 Vcc	$2.7~V \leq Vcc < 4.0~V$	0	-	0.2 Vcc	V
			(I/O port)		$1.8~V \leq Vcc < 2.7~V$	0	-	0.2 Vcc	V
				Input level selection:	$4.0~V \leq Vcc \leq 5.5~V$	0	-	0.4 Vcc	V
				0.5 Vcc	$2.7~V \leq Vcc < 4.0~V$	0	-	0.3 Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0	-	0.2 Vcc	V
				Input level selection:	$4.0~V \leq V \text{CC} \leq 5.5~V$	0	-	0.55 Vcc	V
				0.7 Vcc	$2.7~V \leq V \text{cc} < 4.0~V$	0	-	0.45 Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0	-	0.35 Vcc	V
			I clock input			0	-	0.4	V
IOH(sum)	Peak sum output "I					-	-	-160	mA
IOH(sum)	Average sum output					-	-	-80	mA
OH(peak)	Peak output "H" cu	rrent	Drive capa	•		-	-	-10	mA
			Drive capa			-	-	-40	mA
IOH(avg)	Average output "H"	current	Drive capa	•		-	-	-5	mA
			Drive capa			-	-	-20	mA
IOL(sum)	Peak sum output "I			pins IOL(peak)		-	-	160	mA
OL(sum)	Average sum output		Sum of all			-	-	80	mA
IOL(peak)	Peak output "L" cur	rent	Drive capa	•		-	-	10	mA
			Drive capa			-	-	40	mA
OL(avg)	Average output "L"	current	Drive capa	city Low		-	-	5	mA
			Drive capa	city High		-	-	20	mA
f(XIN)	XIN clock input osc	illation free	quency		$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	-	_	20	MH:
					$1.8~V \leq Vcc < 2.7~V$	-	_	5	MH:
f(XCIN)	XCIN clock input of				$1.8 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	-	32.768	50	kHz
fOCO40M	When used as the	count sour	ce for timer	RC ⁽³⁾	$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	32	-	40	MH:
fOCO-F	fOCO-F frequency				$2.7~V \leq Vcc \leq 5.5~V$	-	-	20	MH:
					$1.8~V \leq Vcc < 2.7~V$	-	-	5	MH
	System clock frequ	ency			$2.7~V \leq V \text{CC} \leq 5.5~V$	-		20	MH
					$1.8~V \leq Vcc < 2.7~V$	-		5	MH
f(BCLK)	CPU clock frequen	су			$2.7~V \leq V \text{CC} \leq 5.5~V$	-		20	MH
					$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	-	_	5	MH:

Table 5.15 Recommended Operating Conditions


Notes:

1. Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.

3. fOCO40M can be used as the count source for timer RC in the range of Vcc = 2.7 V to 5.5V.





Ports P0 to P1, P3 to P4 Timing Measurement Circuit Figure 5.1



Symbol	Parame	tor		Conditions		Standard		Unit
Symbol	Falallie	ilei		Johulions	Min.	Тур.	Max.	Unit
-	Resolution		Vref = AVCC		-	-	10	Bit
-	Absolute accuracy	10-bit mode	Vref = AVcc = 5.0 V	AN0, AN1, AN5, AN6 input, AN8 to AN11 input	-	-	±3	LSB
			Vref = AVcc = 3.3 V	AN0, AN1, AN5, AN6 input, AN8 to AN11 input	-	-	±5	LSB
			Vref = AVcc = 3.0 V	AN0, AN1, AN5, AN6 input, AN8 to AN11 input	-	-	±5	LSB
			Vref = AVcc = 2.2 V	AN0, AN1, AN5, AN6 input, AN8 to AN11 input	-	-	±5	LSB
		8-bit mode	Vref = AVcc = 5.0 V	AN0, AN1, AN5, AN6 input, AN8 to AN11 input	-	-	±2	LSB
			Vref = AVcc = 3.3 V	AN0, AN1, AN5, AN6 input, AN8 to AN11 input	-	-	±2	LSB
			Vref = AVcc = 3.0 V	AN0, AN1, AN5, AN6 input, AN8 to AN11 input	-	_	±2	LSB
			Vref = AVcc = 2.2 V	AN0, AN1, AN5, AN6 input, AN8 to AN11 input	-	-	±2	LSB
φAD	A/D conversion cloc	A/D conversion clock		≤ 5.5 V (2)	2	-	20	MHz
			$3.2~V \leq V_{ref} = AV_{CC}$	\leq 5.5 V ⁽²⁾	2	-	16	MHz
			$2.7 \text{ V} \leq \text{Vref} = \text{AVcc}$	≤ 5.5 V ⁽²⁾	2	-	10	MHz
			$2.2~V \leq V_{ref} = AV_{CC}$	\leq 5.5 V ⁽²⁾	2	-	5	MHz
-	Tolerance level impe	edance			-	3	-	kΩ
tconv	Conversion time	10-bit mode	Vref = AVcc = 5.0 V,	φAD = 20 MHz	2.15	-	-	μS
		8-bit mode	$V_{ref} = AV_{CC} = 5.0 V,$	φAD = 20 MHz	2.15	-	-	μS
t SAMP	Sampling time		φAD = 20 MHz		0.75	-	-	μS
IVref	Vref current		Vcc = 5 V, XIN = f1	=	1	45	-	μA
Vref	Reference voltage				2.2	-	AVcc	V
Via	Analog input voltage	3 (3)			0	-	Vref	V
OCVREF	On-chip reference v	oltage	$2 \text{ MHz} \le \phi \text{AD} \le 4 \text{ M}$	Hz	1.19	1.34	1.49	V

Table 5.16 A/D Converter Characteristics

Notes:

1. Vcc/AVcc = Vref = 2.2 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-currentconsumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.

3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.



Table 5.17 D/A Converter Characteristics

Symbol	Parameter	Condition		Unit		
Symbol			Min.	Тур.	Max.	Unit
-	Resolution		_	-	8	Bit
-	Absolute accuracy		_	-	2.5	LSB
tsu	Setup time		_	-	3	μS
Ro	Output resistor		_	6	-	kΩ
IVref	Reference power input current	(Note 2)	_	-	1.5	mA

Notes:

1. Vcc/AVcc = Vref = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

Table 5.18 Comparator B Electrical Characteristics

Symbol	Parameter	Condition		Unit		
		Condition	Min.	Тур.	Max.	Unit
Vref	IVREF1, IVREF3 input reference voltage		0	-	Vcc - 1.4	V
Vi	IVCMP1, IVCMP3 input voltage		-0.3	-	Vcc + 0.3	V
-	Offset		-	5	100	mV
ta	Comparator output delay time (2)	VI = Vref ± 100 mV	-	0.1	-	μS
Ісмр	Comparator operating current	Vcc = 5.0 V	-	17.5	-	μΑ

Notes:

1. Vcc = 2.7 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. When the digital filter is disabled.



Cumbal	Parameter	Conditions		Unit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance (2)		1,000 (3)	-	-	times
-	Byte program time		-	80	500	μS
-	Block erase time		-	0.3	-	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	5+CPU clock × 3 cycles	ms
-	Interval from erase start/restart until following suspend request		0	-	_	μS
-	Time from suspend until erase restart		-	-	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30+CPU clock × 1 cycle	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		1.8	_	5.5	V
-	Program, erase temperature		0	-	60	°C
-	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	-	-	year

Table 5.19 Flash Memory (Program ROM) Electrical Characteristics

Notes:

1. Vcc = 2.7 to 5.5 V and Topr = 0 to 60°C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
 In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential

4. In a system that executes multiple programming operations, the actual erastice count can be reduced by whing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

7. The data hold time includes time that the power supply is off or the clock is not supplied.



Symbol	Parameter	Conditions		Unit		
Symbol	Palameter	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance (2)		10,000 (3)	-	-	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		-	160	1,500	μS
_	Byte program time (program/erase endurance > 1,000 times)		-	300	1,500	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		-	0.2	1	S
_	Block erase time (program/erase endurance > 1,000 times)		-	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	5+CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	-	_	μS
-	Time from suspend until erase restart		-	-	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30+CPU clock × 1 cycle	μS
-	Program, erase voltage		2.7	_	5.5	V
-	Read voltage		1.8	-	5.5	V
-	Program, erase temperature		-20 (7)	-	85	°C
-	Data hold time ⁽⁸⁾	Ambient temperature = 55 °C	20	-	-	year

Table 5.20 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Notes:

1. Vcc = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).


Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).


4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

- 7. -40°C for D version.
- 8. The data hold time includes time that the power supply is off or the clock is not supplied.







Symbol	Parameter	Condition		Unit		
Symbol	Faranieter	Condition	Min.	Тур.	Max.	Unit
Vdet0	Voltage detection level Vdet0_0 ⁽²⁾		1.80	1.90	2.05	V
	Voltage detection level Vdet0_1 ⁽²⁾		2.15	2.35	2.50	V
	Voltage detection level Vdet0_2 (2)		2.70	2.85	3.05	V
	Voltage detection level Vdet0_3 (2)		3.55	3.80	4.05	V
-	Voltage detection 0 circuit response time (4)	At the falling of Vcc from 5 V to (Vdet0_0 – 0.1) V	-	6	150	μs
-	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	-	1.5	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μS

Table 5.21 Voltage Detection 0 Circuit Electrical Characteristics

Notes:

1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).

2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

4. Time until the voltage monitor 0 reset is generated after the voltage passes Vdet0.

Table 5.22 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		ł	Unit	
Symbol	Falainelei	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level Vdet1_0 ⁽²⁾	At the falling of Vcc	2.00	2.20	2.40	V
	Voltage detection level Vdet1_1 (2)	At the falling of Vcc	2.15	2.35	2.55	V
	Voltage detection level Vdet1_2 (2)	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level Vdet1_3 (2)	At the falling of Vcc	2.45	2.65	2.85	V
	Voltage detection level Vdet1_4 (2)	At the falling of Vcc	2.60	2.80	3.00	V
	Voltage detection level Vdet1_5 (2)	At the falling of Vcc	2.75	2.95	3.15	V
	Voltage detection level Vdet1_6 ⁽²⁾	At the falling of Vcc	2.85	3.10	3.40	V
	Voltage detection level Vdet1_7 (2)	At the falling of Vcc	3.00	3.25	3.55	V
	Voltage detection level Vdet1_8 (2)	At the falling of Vcc	3.15	3.40	3.70	V
	Voltage detection level Vdet1_9 (2)	At the falling of Vcc	3.30	3.55	3.85	V
	Voltage detection level Vdet1_A ⁽²⁾	At the falling of Vcc	3.45	3.70	4.00	V
	Voltage detection level Vdet1_B (2)	At the falling of Vcc	3.60	3.85	4.15	V
	Voltage detection level Vdet1_C ⁽²⁾	At the falling of Vcc	3.75	4.00	4.30	V
	Voltage detection level Vdet1_D (2)	At the falling of Vcc	3.90	4.15	4.45	V
	Voltage detection level Vdet1_E ⁽²⁾	At the falling of Vcc	4.05	4.30	4.60	V
	Voltage detection level Vdet1_F ⁽²⁾	At the falling of Vcc	4.20	4.45	4.75	V
-	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	Vdet1_0 to Vdet1_5 selected	-	0.07	-	V
		Vdet1_6 to Vdet1_F selected	-	0.10	-	V
_	Voltage detection 1 circuit response time ⁽³⁾	At the falling of Vcc from 5 V to (Vdet1_0 – 0.1) V	-	60	150	μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	1.7	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽⁴⁾		-	-	100	μS

Notes:

1. The measurement condition is Vcc = 1.8 V to 5.5 V and T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version).

2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.

3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.

4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.



Table 5.23 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level Vdet2_0	At the falling of Vcc	3.70	4.00	4.30	V
-	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		-	0.10	-	V
-	Voltage detection 2 circuit response time ⁽²⁾	At the falling of Vcc from 5 V to (Vdet2_0 – 0.1) V	-	20	150	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	1.7	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μS

Notes:

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.24 Power-on Reset Circuit ⁽²⁾

Symbol	Parameter	Condition		Unit		
	Falametei	Condition	Min.	Тур.	Max.	Unit
trth	External power Vcc rise gradient	(1)	0	-	50,000	mV/msec

Notes:

- 1. The measurement condition is $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.




Figure 5.3 Power-on Reset Circuit Electrical Characteristics

Table 5.25	High-speed On-Chip Oscillator Circuit Electrical Characteristics
------------	--

Symbol	Parameter	Condition		Standard		Unit
Symbol	Falanicici	Condition	Min.	Тур.	Max.	Unit
-	High-speed on-chip oscillator frequency after reset	Vcc = 1.8 V to 5.5 V $-20^{\circ}C \le T_{opr} \le 85^{\circ}C$	TBD	40	TBD	MHz
		Vcc = 1.8 V to 5.5 V -40°C ≤ Topr ≤ 85°C	TBD	40	TBD	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into	Vcc = 1.8 V to 5.5 V −20°C ≤ Topr ≤ 85°C	TBD	36.864	TBD	MHz
	the FRA1 register and the FRA5 register correction value into the FRA3 register ⁽²⁾	$\label{eq:Vcc} \begin{array}{l} Vcc = 1.8 \ V \ to \ 5.5 \ V \\ -40^{\circ}C \leq Topr \leq 85^{\circ}C \end{array}$	TBD	36.864	TBD	MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into	Vcc = 1.8 V to 5.5 V −20°C ≤ Topr ≤ 85°C	TBD	32	TBD	MHz
		Vcc = 1.8 V to 5.5 V -40°C ≤ Topr ≤ 85°C	TBD	32	TBD	MHz
-	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	-	0.5	3	ms
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	_	400	-	μA

Notes:

1. Vcc = 1.8 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.26 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol		Condition	Min.	Тур.	Max.	Unit
fOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
-	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	-	30	100	μS
-	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	2	-	μA

Note:

1. Vcc = 1.8 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Table 5.27 Power Supply Circuit Timing Characteristics

Symbol	Symbol Parameter	Condition		Unit		
Symbol	Falancici	Condition	Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		-	-	2,000	μS

Notes:

1. The measurement condition is Vcc = 1.8 to 5.5 V and Topr = 25°C.

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.



Symbol	Parameter Conditions		Conditiona		Standard			
Symbol			Min.	Тур.	Max.	Unit		
tsucyc	SSCK clock cycle tim	e		4	-	-	tcyc (2)	
tнı	SSCK clock "H" width	1		0.4	-	0.6	tsucyc	
tlo	SSCK clock "L" width			0.4	-	0.6	tsucyc	
trise	SSCK clock rising	Master		-	-	1	tcyc (2)	
	time	Slave		-	-	1	μS	
tfall	SSCK clock falling time	Master		-	-	1	tcyc (2)	
		Slave		_	-	1	μS	
tsu	SSO, SSI data input	setup time		100	-	-	ns	
tн	SSO, SSI data input l	nold time		1	-	-	tcyc (2)	
tlead	SCS setup time	Slave		1tcyc + 50	-	-	ns	
tlag	SCS hold time	Slave		1tcyc + 50	-	-	ns	
top	SSO, SSI data output	delay time		-	-	1	tcyc (2)	
tsa	SSI slave access time	Э	$2.7~V \leq Vcc \leq 5.5~V$	_	-	1.5tcyc + 100	ns	
			$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	_	_	1.5tcyc + 200	ns	
tor	SSI slave out open tir	ne	$2.7~V \leq Vcc \leq 5.5~V$	-	-	1.5tcyc + 100	ns	
			1.8 V ≤ Vcc < 2.7 V	-	_	1.5tcyc + 200	ns	

Table 5.28 Timing Requirements of Synchronous Serial Communication Unit (SSU) ⁽¹⁾

Notes:

1. Vcc = 1.8 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. 1tcyc = 1/f1(s)







Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)








Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)



Table 5.29	Fiming Requirements of I ² C bus Interface ⁽¹⁾
------------	--

Symbol	Parameter	Condition	Sta	Standard			
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
tscL	SCL input cycle time		12tcyc + 600 (2)	-	-	ns	
t SCLH	SCL input "H" width		3tcyc + 300 (2)	-	-	ns	
tscll	SCL input "L" width		5tcyc + 500 (2)	-	-	ns	
tsf	SCL, SDA input fall time		-	-	300	ns	
tsp	SCL, SDA input spike pulse rejection time		-	-	1tcyc (2)	ns	
t BUF	SDA input bus-free time		5tcyc (2)	-	-	ns	
t STAH	Start condition input hold time		3tcyc (2)	-	-	ns	
t STAS	Retransmit start condition input setup time		3tcyc (2)	-	-	ns	
t STOP	Stop condition input setup time		3tcyc (2)	-	-	ns	
tsdas	Data input setup time		1tcyc + 40 (2)	-	-	ns	
t SDAH	Data input hold time		10	=	-	ns	

Notes:

1. Vcc = 1.8 to 5.5 V, Vss = 0 V and T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. 1tcyc = 1/f1(s)




Figure 5.7 I/O Timing of I²C bus Interface



Symbol		Parameter	er Condition		St	andard		Unit
Symbol		Falametei			Min.	Тур.	Max.	Unit
Vон	Output "H"	Other than XOUT	Drive capacity High Vcc = 5 V	Іон = –20 mA	Vcc - 2.0	-	Vcc	V
	voltage		Drive capacity Low Vcc = 5 V	Іон = –5 mA	Vcc - 2.0	-	Vcc	V
		XOUT	Vcc = 5 V	Іон = –200 μА	1.0	-	Vcc	V
Vol	Output "L"	Other than XOUT	Drive capacity High Vcc = 5 V	IoL = 20 mA	-	-	2.0	V
	voltage		Drive capacity Low Vcc = 5 V	lo∟ = 5 mA	-	-	2.0	V
		XOUT	Vcc = 5 V	Ιοι = 200 μΑ	-	-	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, <u>TRCTRG</u> , TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL, SDA, SSO			0.1	1.2		V
	less of "Ll" and	RESET			-			•
Ін	Input "H" cu		VI = 5 V, Vcc = 5.0 V		_	_	5.0	μA
lı.	Input "L" cu		VI = 0 V, Vcc = 5.0 V		-	-	-5.0	μA
Rpullup	Pull-up resis		VI = 0 V, Vcc = 5.0 V		25	50	100	kΩ
Rfxin	Feedback resistance	XIN			-	0.3	-	MΩ
Rfxcin	Feedback resistance	XCIN			-	8	-	MΩ
VRAM	RAM hold v	oltage	During stop mode		1.8	-	_	V

Table 5.30 Electrical Characteristics (1) [4.2 V \leq Vcc \leq 5.5 V]

Note:

1. $4.2 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$ and $\text{T}_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.



Table 5.31Electrical Characteristics (2) $[3.3 V \le Vcc \le 5.5 V]$
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition	Min.	Standaro Typ.	ı Max.	Unit
Icc	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6.5	15	mA
	Single-chip mode, output pins are open, other pins		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	5.3	12.5	mA
	are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	3.6	-	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.2	_	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	—	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	7.0	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16, MSTIIC = MSTTRD = MSTTRC = 1	-	1	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	400	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0	_	85	400	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	-	47	-	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	15	100	μA
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	4	90	μA	
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	3.5	-	μA	
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1, Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	2.0	5.0	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1, Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	5.0	-	μA



Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C)

Table 5.32 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Stan	Unit	
	r di di ilelei	Min.	Max.	Unit
tc(XOUT)	XOUT input cycle time	50	-	ns
twh(xout)	XOUT input "H" width	24	-	ns
twl(xout)	XOUT input "L" width	24	-	ns
tc(XCIN)	XCIN input cycle time	14	-	μS
twh(xcin)	XCIN input "H" width	7	_	μS
twl(xcin)	XCIN input "L" width	7	-	μS




Figure 5.8 External Clock Input Timing Diagram when VCC = 5 V

Table 5.33 TRAIO Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Onit
tc(TRAIO)	TRAIO input cycle time	100	-	ns
twh(traio)	TRAIO input "H" width	40	-	ns
twl(traio)	TRAIO input "L" width	40	-	ns




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V



Table 5.34Serial Interface

Symbol	Parameter	Star	Unit	
	Faranielei	Min.	Max.	Unit
tc(CK)	CLKi input cycle time	200	-	ns
tw(ckh)	CLKi input "H" width	100	-	ns
tw(CKL)	CLKi input "L" width	100	-	ns
td(C-Q)	TXDi output delay time	-	50	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	50	-	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0 or 2




Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.35 External Interrupt INTi (i = 0, 1, 3) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter	Stan	Unit	
	Farameter		Max.	Unit
tw(INH)	INTi input "H" width, Kli input "H" width	250 (1)	-	ns
tw(INL)	INTi input "L" width, Kli input "L" width	250 (2)	-	ns

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.11 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 5 V

Symbol	Parameter		Condition		Standard			Unit
Symbol					Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	Iон = –5 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity Low	Iон = -1 mA	Vcc - 0.5	I	Vcc	V
		XOUT		Іон = –200 μА	1.0	I	Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	IoL = 5 mA	-	-	0.5	V
			Drive capacity Low	IoL = 1 mA	-	-	0.5	V
		XOUT		Ιοι = 200 μΑ	-	-	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, <u>TRCTRG</u> , TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL, SDA, SSO	Vcc = 3.0 V		0.1	0.4	-	V
		RESET	Vcc = 3.0 V		0.1	0.5	-	V
Ін	Input "H" current		VI = 3 V, Vcc = 3.0 V	/	-	-	4.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 3.0 V	/	_	-	-4.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 3.0 V	/	42	84	168	kΩ
Rfxin	Feedback resistance	XIN			-	0.3	-	MΩ
Rfxcin	Feedback resistance	XCIN			-	8	-	MΩ
Vram	RAM hold voltage		During stop mode		1.8	_	-	V

Table 5.36	Electrical Characteristics (3) [2.7 V \leq Vcc $<$ 4.2 V]
------------	---

Note:

2.7 V ≤ Vcc < 4.2 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.



R8C/3GC Group

Table 5.37Electrical Characteristics (4) $[2.7 V \le Vcc < 3.3 V]$
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition	Min.	Standaro Typ.	Max.	Unit
lcc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	3.5	10	mA
	output pins are open, other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	7.5	mA
	High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division		7.0	15	mA	
		mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	4.0	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8		1.5	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	_	1	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	390	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0	_	80	400	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	40	-	μΑ
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	15	90	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	80	μA
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	3.5	_	μΑ	
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5.0	μΑ
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off	-	5.0	-	μA



Timing Requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C)

Table 5.38 External Clock Input (XOUT, XCIN)

Symbol	Parameter		Standard		
			Max.	Unit	
tc(XOUT)	XOUT input cycle time	50	-	ns	
twh(xout)	XOUT input "H" width	24	-	ns	
twl(xout)	XOUT input "L" width	24	-	ns	
tc(XCIN)	XCIN input cycle time	14	-	μS	
twh(xcin)	XCIN input "H" width	7	-	μS	
twl(xcin)	XCIN input "L" width	7	-	μS	




Figure 5.12 External Clock Input Timing Diagram when VCC = 3 V

Table 5.39 TRAIO Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	300	-	ns	
twh(traio)	TRAIO input "H" width	120	-	ns	
twl(traio)	TRAIO input "L" width	120	-	ns	




Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V



Table 5.40Serial Interface

Symbol	Parameter		Standard		
	Faianciei	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	300	-	ns	
tw(CKH)	CLKi input "H" width	150	-	ns	
tw(CKL)	CLKi Input "L" width	150	-	ns	
td(C-Q)	TXDi output delay time	-	80	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	70	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 2




Figure 5.14 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.41 External Interrupt INTi (i = 0, 1, 3) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter		Standard		
			Max.	Unit	
tw(INH)	INTi input "H" width, Kli input "H" width	380 (1)	-	ns	
tw(INL)	INTi input "L" width, Kli input "L" width	380 (2)	-	ns	

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.15

Input Timing Diagram for External Interrupt \overline{INTi} and Key Input Interrupt \overline{KIi} when Vcc = 3 V

Symbol	Parameter		Condition		S	Unit			
Symbol	Pa	ameter	Condition		Min. Typ		Тур.	Max.	Unit
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	Іон = –2 mA	Vcc - 0.5	-	Vcc	V	
			Drive capacity Low	Іон = –1 mA	Vcc - 0.5	-	Vcc	V	
		XOUT		Іон = –200 µА	1.0	-	Vcc	V	
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	IoL = 2 mA	-	-	0.5	V	
			Drive capacity Low	lo∟ = 1 mA	-	-	0.5	V	
		XOUT		Ιοι = 200 μΑ	-	-	0.5	V	
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, <u>TRCTRG</u> , TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL, SDA, SSO RESET			0.05	0.2	-	V	
Ін	Input "H" current		VI = 2.2 V, Vcc = 2.2	2 V	_	_	4.0	μA	
lı∟	Input "L" current		VI = 0 V, Vcc = 2.2 \	/	-	-	-4.0	μA	
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 2.2 V	/	70	140	300	kΩ	
Rfxin	Feedback resistance	XIN			-	0.3	-	MΩ	
Rfxcin	Feedback resistance	XCIN			-	8	-	MΩ	
Vram	RAM hold voltage		During stop mode		1.8	-	-	V	

Table 5.42 Electrical Characteristics (5) [1.8 V \leq Vcc < 2.7 V]

Note:

1. $1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$ and $\text{T}_{opr} = -20 \text{ to } 85^{\circ}\text{C}$ (N version) / -40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.



R8C/3GC Group

Table 5.43Electrical Characteristics (6) [1.8 V ≤ Vcc < 2.7 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition	Min.	Standaro Typ.	Max.	Uni
Icc	Power supply current (Vcc = 1.8 to 2.7 V) Single-chip mode,	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	2.2	-	mA
	output pins are open, other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	0.8	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	2.5	10	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.7	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	-	1	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	300	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0	_	80	350	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	-	40	-	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	15	90	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	4	80	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.5	-	μA
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	5.0	_	μA



Timing Requirements (Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C)

Table 5.44 External Clock Input (XOUT, XCIN)

Symbol	Parameter		Standard		
			Max.	Unit	
tc(XOUT)	XOUT input cycle time	200	-	ns	
twh(xout)	XOUT input "H" width	90	-	ns	
twl(xout)	XOUT input "L" width	90	-	ns	
tc(XCIN)	XCIN input cycle time	14	-	μS	
twh(xcin)	XCIN input "H" width	7	-	μS	
twl(xcin)	XCIN input "L" width	7	-	μS	




Figure 5.16 External Clock Input Timing Diagram when Vcc = 2.2 V

Table 5.45 TRAIO Input

Symbol	Parameter	Stan	Unit	
	Faranielei		Max.	Onic
tc(TRAIO)	TRAIO input cycle time	500	-	ns
twh(traio)	TRAIO input "H" width	200	-	ns
twl(traio)	TRAIO input "L" width	200	-	ns



Figure 5.17 TRAIO Input Timing Diagram when Vcc = 2.2 V



Table 5.46Serial Interface

Symbol	Decemeter	Standard		Unit
	Parameter		Max.	
tc(CK)	CLKi input cycle time	800	-	ns
tw(CKH)	CLKi input "H" width	400	-	ns
tw(CKL)	CLKi input "L" width	400	-	ns
td(C-Q)	TXDi output delay time	-	200	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	150	-	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0 or 2




Figure 5.18 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.47 External Interrupt INTi (i = 0, 1, 3) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tw(INH)	INTi input "H" width, Kli input "H" width	1000 (1)	-	ns
tw(INL) INTi input "L" width, KIi input "L" width		1000 (2)	-	ns

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Figure 5.19

9 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 2.2 V

Package Dimensions

R8C/3GC Group

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.






Under development Preliminary document

Preliminary document Specifications in this document are tentative and subject to change.

R8C/3GC Group





REVISION HISTORY	R8C/3GC Group Datasheet
------------------	-------------------------

Rev.	Date	Description		
		Page	Summary	
0.01	Oct. 30, 2009	_	First Edition issued	
0.10	May 24, 2010	10	Table 1.6 XOUT: I \rightarrow I/O	
		28 to 54	"5. Electrical Characteristics" added	
		55, 56	"Package Dimensions" revised	

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renease Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renease Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product for which the soften where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product of soften an application categorized as "Specific" for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product of uses of any expression product of the prior written consent of Renesas Electronics.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools
- personal electronic equipment; and industrial robots.
 "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically
 designed for life support.
- "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renease Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renease Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renease Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1528-585-100, Fax: +44-1528-585-900 Renease Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1528-585-900 Renease Electronics Corpog GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1528-585-900 Renease Electronics Corpog GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1528-585-900 Renease Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-12-8677-7818, Fax: +86-21-6887-7859 Renease Electronics (Shanghai) Co., Ltd. 10nt 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-12-8677-7818, Fax: +86-21-6887-7859 Renease Electronics Hong Kong Limited Unit 1801-1613, 16/F., Towrer 2, Grand Century Place, 139 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +88-24817-9800, Fax: +886 2-9175-9970 Renease Electronics Singapore Pte. Ltd. 7th No. 363 Fu Shing North Road Taipei, Taiwan Tel: +88-24915-9900, Fax: +886 2-9175-9970 Renease Electronics Mangapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +68-2415-9200, Fax: +868 2-9175-9970 Renease Electronics Mangapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +68-2415-9400, Fax: +868-29175-9950 Renease Electronics Malaysia Sch.Bhd. Unit 906, Block B, Menara Amoorp, Amoorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9300, Fax: +80-3-7955-9310