Features

- High-performance, Low-power AVR[®] 8-bit Microcontroller
- Advanced RISC Architecture
 - 130 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers + Peripheral Control Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
 - On-chip 2-cycle Multiplier
- High Endurance Non-volatile Memory segments
 - 64K Bytes of In-System Reprogrammable Flash program memory
 - 2K Bytes EEPROM
 - 4K Bytes Internal SRAM
 - Write/Erase Cycles: 10,000 Flash/100,000 EEPROM
 - Data retention: 20 years at 85°C/100 years at 25°C(1)
 - Optional Boot Code Section with Independent Lock Bits
 - In-System Programming by On-chip Boot Program
 - True Read-While-Write Operation
 - Up to 64K Bytes Optional External Memory Space
 - Programming Lock for Software Security
 - SPI Interface for In-System Programming
- JTAG (IEEE std. 1149.1 Compliant) Interface
 - Boundary-scan Capabilities According to the JTAG Standard
 - Extensive On-chip Debug Support
 - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
 - Two Expanded 16-bit Timer/Counters with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Two 8-bit PWM Channels
 - 6 PWM Channels with Programmable Resolution from 1 to 16 Bits
 - 8-channel, 10-bit ADC
 - 8 Single-ended Channels
 - 7 Differential Channels
 - 2 Differential Channels with Programmable Gain (1x, 10x, 200x)
 - Byte-oriented Two-wire Serial Interface
 - Dual Programmable Serial USARTs
 - Master/Slave SPI Serial Interface
 - Programmable Watchdog Timer with On-chip Oscillator
 - On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby and Extended Standby
 - Software Selectable Clock Frequency
 - ATmega103 Compatibility Mode Selected by a Fuse
 - Global Pull-up Disable
- I/O and Packages
 - 53 Programmable I/O Lines
 - 64-lead TQFP and 64-pad QFN/MLF
- Operating Voltages
 - 2.7 5.5V for ATmega64A
- Speed Grades
 - 0 16 MHz for ATmega64A



8-bit **AVR**[®] Microcontroller with 64K Bytes In-System Programmable Flash

ATmega64A

Summary



8160CS-AVR-07/09

1. Pin Configuration

	Γ		□ AREF	D PF0 (ADC0)	□ PF1 (ADC1)	DF2 (ADC2)	🗆 PF3 (ADC3)	□ PF4 (ADC4/TCK)	□ PF5 (ADC5/TMS)	□ PF6 (ADC6/TDO)	□ PF7 (ADC7/TDI)			🗆 PA0 (AD0)	🗆 PA1 (AD1)	🗆 PA2 (AD2)		
	1 0	0 ⁰⁴ 63	62	61	60	59	58	57	56	55	54	53	52	51	50	약 48		יטר
	1 2	0														48 47		
	<u>-</u> 3															47	□ PA4 (AI □ PA5 (AI	
	5 4															40 45		
	5															44		
(OC3B/INT4) PE4 []																43		
· · · · ·	7															42		
(T3/INT6) PE6 🗆 8	3															41	D PC6 (A	
(ICP3/INT7) PE7 🗆 9	Э															40	D PC5 (A	13)
(SS) PB0 🗌 ⁻	10															39	D PC4 (A ⁻	12)
(SCK) PB1 🗆 ⁻	11															38	🗆 PC3 (A [.]	11)
(MOSI) PB2 🗌 🖯	12															37	D PC2 (A ⁻	10
· · · ·	13															36	DPC1 (A9	9)
()	14															35		
	15															34		
(OC1B) PB6 🗌 ·	16 <u>-</u>	~ @	19	20	21	22	23	24	25	26	27	28	29	30	31	్ల ³³	PG0(W	R)
L]	
	1	G G G	G4	Ш	VCC	GND	L2	Ĺ	2	PD1	PD2	PD3	PD4	PD5	PD6	PD7		
	c c	TOSC2/PG3	TOSC1/PG4	RESET	Š	Q	XTAL2	XTAL1	<u>с</u>	-			Ц Ц		Ц Ц			
	5	ר ו SO	SC				, ,		Ĕ	Ż	ËZ	Ë	(ICP1)	(XCK1)	(T1)	(T2)		
	Ç	βΥ	Ę						SCL/INT0) PD0	(SDA/INT1)	111	11/	L)	X				
	Č	(UUZ/UUIU) PB/ TOSC2/PG3							S)	(SI	RXD1/INT2)	(TXD1/INT3)						
		_										\sim						

TQFP/MLF

Figure 1-1. Pinout ATmega64A






2. Overview

The ATmega64A is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega64A achieves throughputs approaching 1 MIPS per MHz, allowing the system designer to optimize power consumption versus processing speed.

2.1 Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega64A provides the following features: 64K bytes of In-System Programmable Flash with Read-While-Write capabilities, 2K bytes EEPROM, 4K bytes SRAM, 53 general purpose I/O



lines, 32 general purpose working registers, Real Time Counter (RTC), four flexible Timer/Counters with compare modes and PWM, two USARTs, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain, programmable Watchdog Timer with internal Oscillator, an SPI serial port, IEEE std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming, and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main Oscillator and the asynchronous timer continue to run.

The device is manufactured using Atmel's high-density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot Program can use any interface to download the Application Program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega64A is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many embedded control applications.

The ATmega64A AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, In-Circuit Emulators, and evaluation kits.

2.2 ATmega103 and ATmega64A Compatibility

The ATmega64A is a highly complex microcontroller where the number of I/O locations supersedes the 64 I/O location reserved in the AVR instruction set. To ensure backward compatibility with the ATmega103, all I/O locations present in ATmega103 have the same location in ATmega64A. Most additional I/O locations are added in an Extended I/O space starting from 0x60 to 0xFF (i.e., in the ATmega103 internal RAM space). These location can be reached by using LD/LDS/LDD and ST/STS/STD instructions only, not by using IN and OUT instructions. The relocation of the internal RAM space may still be a problem for ATmega103 users. Also, the increased number of Interrupt Vectors might be a problem if the code uses absolute addresses. To solve these problems, an ATmega103 compatibility mode can be selected by programming the fuse M103C. In this mode, none of the functions in the Extended I/O space are in use, so the internal RAM is located as in ATmega103. Also, the extended Interrupt Vectors are removed.

The ATmega64A is 100% pin compatible with ATmega103, and can replace the ATmega103 on current printed circuit boards. The application notes "Replacing ATmega103 by ATmega128" and "Migration between ATmega64 and ATmega128" describes what the user should be aware of replacing the ATmega103 by an ATmega128 or ATmega64.



2.2.1 ATmega103 Compatibility Mode

By programming the M103C Fuse, the ATmega64A will be compatible with the ATmega103 regards to RAM, I/O pins and Interrupt Vectors as described above. However, some new features in ATmega64A are not available in this compatibility mode, these features are listed below:

- One USART instead of two, asynchronous mode only. Only the eight least significant bits of the Baud Rate Register is available.
- One 16 bits Timer/Counter with two compare registers instead of two 16 bits Timer/Counters with three compare registers.
- Two-wire serial interface is not supported.
- Port G serves alternate functions only (not a general I/O port).
- Port F serves as digital input only in addition to analog input to the ADC.
- Boot Loader capabilities is not supported.
- It is not possible to adjust the frequency of the internal calibrated RC Oscillator.
- The External Memory Interface can not release any Address pins for general I/O, neither configure different wait states to different External Memory Address sections.
- Only EXTRF and PORF exist in the MCUCSR Register.
- No timed sequence is required for Watchdog Timeout change.
- Only low-level external interrupts can be used on four of the eight External Interrupt sources.
- Port C is output only.
- USART has no FIFO buffer, so Data OverRun comes earlier.
- The user must have set unused I/O bits to 0 in ATmega103 programs.

2.3 Pin Descriptions

2.3.1 VCC

Digital supply voltage.

2.3.2 GND

Ground.

2.3.3 Port A (PA7:PA0)

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega64A as listed on page 75.

2.3.4 Port B (PB7:PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.



Port B also serves the functions of various special features of the ATmega64A as listed on page 76.

2.3.5 Port C (PC7:PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of special features of the ATmega64A as listed on page 79. In ATmega103 compatibility mode, Port C is output only, and the port C pins are **not** tri-stated when a reset condition becomes active.

2.3.6 Port D (PD7:PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega64A as listed on page 80.

2.3.7 Port E (PE7:PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the ATmega64A as listed on page 83.

2.3.8 Port F (PF7:PF0)

Port F serves as the analog inputs to the A/D Converter.

Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS) and PF4(TCK) will be activated even if a reset occurs.

The TDO pin is tri-stated unless TAP states that shift out data are entered.

Port F also serves the functions of the JTAG interface.

In ATmega103 compatibility mode, Port F is an input port only.



2.3.9 Port G (PG4:PG0)

		Port G is a 5-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tri-stated when a reset condition becomes active, even if the clock is not running.
		Port G also serves the functions of various special features.
		In ATmega103 compatibility mode, these pins only serves as strobes signals to the external memory as well as input to the 32 kHz Oscillator, and the pins are initialized to $PG0 = 1$, $PG1 = 1$, and $PG2 = 0$ asynchronously when a reset condition becomes active, even if the clock is not running. PG3 and PG4 are Oscillator pins.
2.3.10	RESET	Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 28-3 on page 330. Shorter pulses are not guaranteed to generate a reset.
2.3.11	XTAL1	Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.
2.3.12	XTAL2	Output from the inverting Oscillator amplifier.
2.3.13	AVCC	AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter.
2.3.14	AREF	AREF is the analog reference pin for the A/D Converter.
2.3.15	PEN	This is a programming enable pin for the SPI Serial Programming mode. By holding this pin low during a Power-on Reset, the device will enter the SPI Serial Programming mode. PEN is internally pulled high. The pullup is shown in Figure 10-1 on page 52 and its value is given in Section 28.2 "DC Characteristics" on page 327. PEN has no function during normal operation.



3. Resources

A comprehensive set of development tools, application notes and datasheetsare available for download on http://www.atmel.com/avr.

4. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.



5. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xFF)	Reserved	-	-	-	-	-	-	-	-	
:	Reserved	-	-	-	-	-	-	-	-	
(0x9E)	Reserved	-	-	-	-	-	-	-	-	
(0x9D)	UCSR1C	-	UMSEL1	UPM11	UPM10	USBS1	UCSZ11	UCSZ10	UCPOL1	198
(0x9C)	UDR1		1	1		Data Register	1	1		196
(0x9B)	UCSR1A	RXC1	TXC1	UDRE1	FE1	DOR1	UPE1	U2X1	MPCM1	196
(0x9A)	UCSR1B	RXCIE1	TXCIE1	UDRIE1	RXEN1	TXEN1	UCSZ12	RXB81	TXB81	197
(0x99)	UBRR1L		USART1 Baud Rate Register Low USART1 Baud Rate Register High							200
(0x98)	UBRR1H	-	-	-	-					200
(0x97) (0x96)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0x96) (0x95)	UCSR0C	_	– UMSEL0	- UPM01	- UPM00	USBS0	UCSZ01	UCSZ00	UCPOL0	198
(0x93) (0x94)	Reserved	_		-		-	003201	003200	UCFOLU	190
(0x93)	Reserved	_	_	_	_	_		_	_	
(0x92)	Reserved	_	_	_	_	_	_	_	_	
(0x91)	Reserved	_	_	_	_	_		_	_	
(0x90)	UBRR0H	_	_	_	_	_	USART0 Baud I	Rate Register Hig		200
(0x8F)	Reserved	-	_	_	_	_	-		_	200
(0x8F)	ADCSRB	_	_	_	_	_	ADTS2	ADTS1	ADTS0	251
(0x8D)	Reserved	_	_	_	_	_	-	-	-	
(0x8C)	TCCR3C	FOC3A	FOC3B	FOC3C	_	_	_	_	_	137
(0x8B)	TCCR3A	COM3A1	COM3A0	COM3B1	COM3B0	COM3C1	COM3C0	WGM31	WGM30	133
(0x8A)	TCCR3B	ICNC3	ICES3	-	WGM33	WGM32	CS32	CS31	CS30	135
(0x89)	TCNT3H				er/Counter3 – Co					137
(0x88)	TCNT3L				er/Counter3 – Co					137
(0x87)	OCR3AH					•				138
(0x86)	OCR3AL		Timer/Counter3 – Output Compare Register A High Byte Timer/Counter3 – Output Compare Register A Low Byte							138
(0x85)	OCR3BH				unter3 – Output C					138
(0x84)	OCR3BL				unter3 – Output C					138
(0x83)	OCR3CH				unter3 – Output C					138
(0x82)	OCR3CL		Timer/Counter3 – Output Compare Register C Low Byte							138
(0x81)	ICR3H		Timer/Counter3 – Input Capture Register High Byte							
(0x80)	ICR3L			Timer/	Counter3 – Input	Capture Register	Low Byte			139
(0x7F)	Reserved	-	-	-	-	-	-	-	-	
(0x7E)	Reserved	-	-	-	-	-	-	-	-	
(0x7D)	ETIMSK	-	-	TICIE3	OCIE3A	OCIE3B	TOIE3	OCIE3C	OCIE1C	140
(0x7C)	ETIFR	-	-	ICF3	OCF3A	OCF3B	TOV3	OCF3C	OCF1C	141
(0x7B)	Reserved	-	-	-	-	-	-	-	-	
(0x7A)	TCCR1C	FOC1A	FOC1B	FOC1C	-	-	-	-	-	136
(0x79)	OCR1CH			Timer/Co	unter1 – Output C	ompare Register	C High Byte			138
(0x78)	OCR1CL			Timer/Co	unter1 – Output C	compare Register	C Low Byte		_	138
(0x77)	Reserved	-	-	-	-	-	-	-	-	
(0x76)	Reserved	-	-	-	-	-	-	-	-	
(0x75)	Reserved	-	-	-	-	-	-	-	-	
(0x74)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	226
(0x73)	TWDR		1		Two-wire Serial In			1	,	228
(0x72)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	229
(0x71)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	228
(0x70)	TWBR			Tw	o-wire Serial Inte		gister			226
(0x6F)	OSCCAL					ibration Register				44
(0x6E)	Reserved	-	-	-	-	-	-	-	-	
(0x6D)	XMCRA	-	SRL2	SRL1	SRL0	SRW01	SRW00	SRW11		30
(0x6C)	XMCRB	XMBK	-	-	-	-	XMM2	XMM1	XMM0	32
(0x6B)	Reserved	-	-	-	-	-	-	-	-	
(0x6A)	EICRA	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	65
(0x69)	Reserved	-	-	-	-		-	-		
(0x68)	SPMCSR	SPMIE	RWWSB	-	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	293
(0x67)	Reserved	-	-	-	-	-	-	-	-	
(0x66)	Reserved	-	-	-	-	-	-	-	-	
	PORTG	-	-	-	PORTG4	PORTG3	PORTG2	PORTG1	PORTG0	91
(0x65)		-	-	-	DDG4	DDG3	DDG2	DDG1	DDG0	91
(0x64)	DDRG									
, ,	PING	– PORTF7	– PORTF6	– PORTF5	PING4 PORTF4	PING3 PORTF3	PING2 PORTF2	PING1 PORTF1	PING0 PORTF0	91 90



ATmega64A

5. Register Summary (Continued)

Address	Nomo	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Baga
	Name				DIL 4		Bit 2			Page
(0x60)	Reserved	-	-	-	-	-	-	-	-	40
0x3F (0x5F)	SREG	0015	T	H	S	V	N	Z	C	10
0x3E (0x5E)	SPH SPL	SP15 SP7	SP14 SP6	SP13 SP5	SP12 SP4	SP11 SP3	SP10 SP2	SP9	SP8 SP0	13 13
0x3D (0x5D) 0x3C (0x5C)	XDIV	XDIVEN	XDIV6	XDIV5	XDIV4	XDIV3	XDIV2	SP1 XDIV1	XDIV0	44
0x3C (0x5C) 0x3B (0x5B)	Reserved	ADIVEN	XDIV6	- XDIV5	XDIV4	XDIV3	XDIV2	XDIV I	XDIVU	44
0x3A (0x5A)	EICRB	ISC71	ISC70	ISC61	ISC60	ISC51	ISC50	ISC41	ISC40	66
0x39 (0x59)	EIMSK	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INTO	67
0x38 (0x58)	EIFR	INTF7	INTF6	INTF5	INTF4	INTF3	INTE	INTF1	INTFO	67
0x37 (0x57)	TIMSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	109, 139, 160
0x36 (0x56)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	OCF0	TOV0	109, 141, 160
0x35 (0x55)	MCUCR	SRE	SRW10	SE	SM1	SM0	SM2	IVSEL	IVCE	30, 50, 64
0x34 (0x54)	MCUCSR	JTD	-	-	JTRF	WDRF	BORF	EXTRF	PORF	57, 261
0x33 (0x53)	TCCR0	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	106
0x32 (0x52)	TCNT0				Timer/Co	unter0 (8 Bit)				108
0x31 (0x51)	OCR0			Ti	mer/Counter0 Ou	tput Compare Re	gister			108
0x30 (0x50)	ASSR	-	-	-	-	AS0	TCN0UB	OCR0UB	TCR0UB	108
0x2F (0x4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	COM1C1	COM1C0	WGM11	WGM10	133
0x2E (0x4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	135
0x2D (0x4D)	TCNT1H			Time	er/Counter1 – Co	unter Register Hig	jh Byte			137
0x2C (0x4C)	TCNT1L					unter Register Lo				137
0x2B (0x4B)	OCR1AH					Compare Register	0,			138
0x2A (0x4A)	OCR1AL					Compare Register				138
0x29 (0x49)	OCR1BH					Compare Register	v ,			138
0x28 (0x48)	OCR1BL					Compare Register				138
0x27 (0x47)	ICR1H					Capture Register	0)			139
0x26 (0x46)	ICR1L	5000	14/01/00			Capture Register		0001	0000	139
0x25 (0x45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	157
0x24 (0x44)	TCNT2 OCR2			т.		unter2 (8 Bit)				160 160
0x23 (0x43)		IDRD/				tput Compare Rec	Ī		-	
0x22 (0x42)	OCDR	OCDR7	OCDR6	OCDR5	OCDR4	OCDR3	OCDR2	OCDR1	OCDR0	258
0x21 (0x41)	WDTCR	-	-	-	WDCE	WDE	WDP2	WDP1	WDP0	57
0x20 (0x40)	SFIOR	TSM	-	-	-	ACME	PUD	PSR0	PSR321	91, 110, 145, 231
0x1F (0x3F)	EEARH	-	-	-	-	-	EEPRON	1 Address Registe	er High Byte	32
0x1E (0x3E)	EEARL					s Register Low B	yte			32
0x1D (0x3D)	EEDR				EEPROM	Data Register	1	1	1	33
0x1C (0x3C)	EECR	-	-	-	-	EERIE	EEMWE	EEWE	EERE	33
0x1B (0x3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	88
0x1A (0x3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	89
0x19 (0x39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	89
0x18 (0x38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	89
0x17 (0x37) 0x16 (0x36)	DDRB PINB	DDB7 PINB7	DDB6 PINB6	DDB5 PINB5	DDB4 PINB4	DDB3 PINB3	DDB2 PINB2	DDB1 PINB1	DDB0 PINB0	89 89
0x16 (0x36) 0x15 (0x35)	PINB	PINB7 PORTC7	PINB6 PORTC6	PINB5 PORTC5	PINB4 PORTC4	PINB3 PORTC3	PINB2 PORTC2	PINB1 PORTC1	PINBU PORTC0	89
0x15 (0x35) 0x14 (0x34)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	89
0x13 (0x33)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	89
0x12 (0x32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTDO	90
0x11 (0x31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	90
0x10 (0x30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	90
0x0F (0x2F)	SPDR					ta Register			•	173
0x0E (0x2E)	SPSR	SPIF	WCOL	-	-	_	-	-	SPI2X	172
0x0D (0x2D)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	171
0x0C (0x2C)	UDR0				USART0 I/0	D Data Register				196
0x0B (0x2B)	UCSR0A	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	MPCM0	196
0x0A (0x2A)	UCSR0B	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ02	RXB80	TXB80	197
0x09 (0x29)	UBRR0L		1	-	USART0 Baud	Rate Register Lo	w	1	T	200
0x08 (0x28)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	231
0x07 (0x27)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	247
0x06 (0x26)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	249
0x05 (0x25)	ADCH					egister High Byte				250
0x04 (0x24)	ADCL	BC		B6		egister Low byte		-		250
0x03 (0x23)	PORTE	PORTE7	PORTE6	PORTE5	PORTE4	PORTE3	PORTE2	PORTE1	PORTE0	90
0x02 (0x22) 0x01 (0x21)	DDRE PINE	DDE7 PINE7	DDE6 PINE6	DDE5 PINE5	DDE4 PINE4	DDE3 PINE3	DDE2 PINE2	DDE1 PINE1	DDE0 PINE0	90 90



5. Register Summary (Continued)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x00 (0x20)	PINF	PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINF0	91

Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

 Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.



ATmega64A

6. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AN	ID LOGIC INSTRUC	TIONS			
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:RdI ← Rdh:RdI + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \gets Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	$Rdh:Rdl \leftarrow Rdh:Rdl - K$	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \lor Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd v K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 - Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow 0xFF$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULS			$R1:R0 \leftarrow Rd x Rr$	Z,C	2
	Rd, Rr	Multiply Signed			2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd x Rr$	Z,C	
FMUL	Rd, Rr	Fractional Multiply Unsigned	R1:R0 " (Rd x Rr) << 1	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	R1:R0 " (Rd x Rr) << 1	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	R1:R0 " (Rd x Rr) << 1	Z,C	2
BRANCH INSTRUC					
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
JMP	k	Direct Jump	$PC \leftarrow k$	None	3
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
CALL	k	Direct Subroutine Call	$PC \leftarrow k$	None	4
RET		Subroutine Return	$PC \leftarrow STACK$	None	4
RETI		Interrupt Return	$PC \leftarrow STACK$	I	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC \leftarrow PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC \leftarrow PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC \leftarrow PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC \leftarrow PC+k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC \leftarrow PC+k + 1	None	1/2
BREQ	s, ĸ k	Branch if Equal	if (Z = 1) then PC \leftarrow PC + k + 1		1/2
				None	
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then PC \leftarrow PC + k + 1 if $(C = 1)$ then PC \leftarrow PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N \oplus V= 0) then PC \leftarrow PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N \oplus V= 1) then PC \leftarrow PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
	k	Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2
BRTS					
BRTS BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC \leftarrow PC + k + 1	None	1/2
	k k	Branch if T Flag Cleared Branch if Overflow Flag is Set	if (T = 0) then PC \leftarrow PC + k + 1 if (V = 1) then PC \leftarrow PC + k + 1	None	1/2



6. Instruction Set Summary (Continued)

BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC \leftarrow PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC \leftarrow PC + k + 1	None	1/2
DATA TRANSI	FER INSTRUCTIONS				
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd+1:Rd \leftarrow Rr+1:Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$, Rd $\leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, Rd $\leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	(Y + q) ← Rr	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow \operatorname{Rr}, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	$(k) \leftarrow Rr$	None	2
LPM	,	Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM	- 1	Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP		Pop Register from Stack	Rd ← STACK	None	2
	Rd				
BIT AND BIT-T	Rd TEST INSTRUCTIONS				
	TEST INSTRUCTIONS	Set Bit in I/O Register	$I/Q(P,b) \leftarrow 1$	None	2
SBI	P,b	Set Bit in I/O Register Clear Bit in I/O Register	$\frac{I/O(P,b) \leftarrow 1}{I/O(P,b) \leftarrow 0}$	None	-
SBI CBI	P,b P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
SBI CBI LSL	P,b P,b Rd	Clear Bit in I/O Register Logical Shift Left	$\begin{split} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \end{split}$	None Z,C,N,V	2 1
SBI CBI LSL LSR	TEST INSTRUCTIONS P,b P,b Rd Rd	Clear Bit in I/O Register Logical Shift Left Logical Shift Right	$ \begin{array}{c} I/O(P,b) \leftarrow 0 \\ \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \end{array} $	None Z,C,N,V Z,C,N,V	2 1 1
SBI CBI LSL LSR ROL	P,b P,b Rd Rd Rd Rd	Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry	$\begin{array}{c} I/O(P,b) \leftarrow 0 \\\\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\\\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\\\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \end{array}$	None Z,C,N,V Z,C,N,V Z,C,N,V	2 1 1 1 1
SBI CBI LSL LSR ROL ROR	P,b P,b P,b Rd Rd Rd Rd Rd Rd Rd	Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry	$\begin{array}{c} I/O(P,b) \leftarrow 0 \\\\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\\\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\\\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\\\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \end{array}$	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V	2 1 1
SBI CBI LSL LSR ROL ROR ASR	P,b P,b Rd	Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right	$\begin{array}{c} I/O(P,b) \leftarrow 0 \\\\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\\\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\\\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\\\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\\\ Rd(n) \leftarrow Rd(n+1), n=0:6 \end{array}$	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V	2 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP	P,b P,b P,b Rd Rd	Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles	$\begin{array}{c c} I/O(P,b) \leftarrow 0 \\ \hline Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ \hline Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ \hline Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ \hline Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ \hline Rd(n) \leftarrow Rd(n+1), n=0:6 \\ \hline Rd(3:0) \leftarrow Rd(7:4), Rd(7:4) \leftarrow Rd(3:0) \\ \end{array}$	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None	2 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET	P,b P,b P,b Rd S	Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s)	2 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR	P,b P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd S S	Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s)	2 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST	P,b P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd S Rr, b	Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T	2 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD	P,b P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd S S	Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T None	2 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC	P,b P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd S Rr, b	Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T None C	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BSET BCLR BST BLD SEC CLC	P,b P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd S Rr, b	Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry	$\begin{array}{c c} I/O(P,b) \leftarrow 0 \\ \hline Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ \hline Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ \hline Rd(0) \leftarrow C, Rd(n+1), Rd(7) \leftarrow 0 \\ \hline Rd(7) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ \hline Rd(7) \leftarrow C, Rd(n+1), -Rd(n+1), C \leftarrow Rd(0) \\ \hline Rd(n) \leftarrow Rd(n+1), n=0:6 \\ \hline Rd(3:0) \leftarrow Rd(7:4), Rd(7:4) \leftarrow Rd(3:0) \\ \hline SREG(s) \leftarrow 1 \\ \hline SREG(s) \leftarrow 0 \\ \hline T \leftarrow R(b) \\ \hline Rd(b) \leftarrow T \\ \hline C \leftarrow 1 \\ \hline C \leftarrow 0 \\ \hline \end{array}$	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T None C C C C C	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN	P,b P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd S Rr, b	Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T None C C No No No No No N	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BCLR BST BLD SEC CLC SEN CLN	P,b P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd S Rr, b	Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T None C C None None	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ	P,b P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd S Rr, b	Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Ioad from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T None C C None Z, Z	2 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ	P,b P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd S Rr, b	Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Ioad from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T None C C None Z,Z	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST GLC SEN CLN SEZ CLZ SEI	P,b P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd S Rr, b	Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T None C C None Z, Z I	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI CLZ	P,b P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd S Rr, b	Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) T None C C N Z I	2 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES	P,b P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd S Rr, b	Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Ioad from T to Register Set Carry Clear Carry Set Negative Flag Clear Plag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) T None C C N Z I I S	2 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLC SEN CLZ SEI CLJ SES CLS	P,b P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd S Rr, b	Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Ioad from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C N Z N Z I I S S	2 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLS SEV	P,b P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd S Rr, b	Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow.	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T None C C N Z N Z I I S S V	2 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLL SEI CLI SES CLI SES CLI SES CLS SEV CLV	P,b P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd S Rr, b	Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow.	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C C N Z I I S S V	2 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLZ SEI CLI SES SES CLS SEV CLV SET	P,b P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd S Rr, b	Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Negative Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Set Twos Complement Overflow. Clear Twos Complement Overflow Set T in SREG	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C C Z None Z I S S I S S V V T	2 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLI SES CLI SES CLI SES CLS SEV CLV	P,b P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd Rd S Rr, b	Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow.	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) T None C C C N Z I I S S V	2 1 1 1 1 1 1 1 1 1 1 1 1 1



ATmega64A

6. Instruction Set Summary (Continued)

CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1			
MCU CONTROL INS	MCU CONTROL INSTRUCTIONS							
NOP		No Operation		None	1			
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1			
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1			
BREAK		Break	For On-chip Debug Only	None	N/A			



7. Ordering Information

Speed (MHz)	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
16	2.7 - 5.5	ATmega64A-AU	64A	Industrial
	2.7 - 5.5	ATmega64A-MU	64M1	(-40°C to 85°C)

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.


2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

	Package Type							
64A	64-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)							
64M1	64-pad, 9 x 9 x 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)							




8. Packaging Information

8.1 64A





8.2 64M1





9. Errata

The revision letter in this section refers to the revision of the ATmega64A device.

9.1 ATmega64A, rev. D

- First Analog Comparator conversion may be delayed
- Interrupts may be lost when writing the timer registers in the asynchronous timer
- Stabilizing time needed when changing XDIV Register
- Stabilizing time needed when changing OSCCAL Register
- IDCODE masks data from TDI input
- Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request

1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising V_{CC} , the first Analog Comparator conversion will take longer than expected on some devices.

Problem Fix/Workaround

When the device has been powered or reset, disable then enable theAnalog Comparator before the first conversion.

2. Interrupts may be lost when writing the timer registers in the asynchronous timer

The interrupt will be lost if a timer register that is synchronous timer clock is written when the asynchronous Timer/Counter register (TCNTx) is 0x00.

Problem Fix / Workaround

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register (TCCRx), asynchronous Timer Counter Register (TCNTx), or asynchronous Output Compare Register (OCRx).

3. Stabilizing time needed when changing XDIV Register

After increasing the source clock frequency more than 2% with settings in the XDIV register, the device may execute some of the subsequent instructions incorrectly.

Problem Fix / Workaround

The NOP instruction will always be executed correctly also right after a frequency change. Thus, the next 8 instructions after the change should be NOP instructions. To ensure this, follow this procedure:

1.Clear the I bit in the SREG Register.

2.Set the new pre-scaling factor in XDIV register.

3. Execute 8 NOP instructions

4.Set the I bit in SREG

This will ensure that all subsequent instructions will execute correctly.

Assembly Code Example:

CLI		; clear global interrupt enable
OUT	XDIV, temp	; set new prescale value
NOP		; no operation



NOP	;	no ope	eration		
NOP	;	no ope	eration		
SEI	;	clear	global	interrupt	enable

4. Stabilizing time needed when changing OSCCAL Register

After increasing the source clock frequency more than 2% with settings in the OSCCAL register, the device may execute some of the subsequent instructions incorrectly.

Problem Fix / Workaround

The behavior follows errata number 3., and the same Fix / Workaround is applicable on this errata.

5. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

Problem Fix / Workaround

- If ATmega64A is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega64A by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega64A while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega64A must be the first device in the chain.
- 6. Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request.

Reading EEPROM by using the ST or STS command to set the EERE bit in the EECR register triggers an unexpected EEPROM interrupt request.

Problem Fix / Workaround

Always use OUT or SBI to set EERE in EECR.



10. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section refers to the document revision.

- 10.1 8160C 07/09
- 1. Updated "Errata" on page 382.
- 10.2 8160B 03/09
- 1. Updated "Typical Characteristics" view.
- 2. Updated Figure 29-36 and Figure 29-37 on page 361 (BOD Thresholds Characteristics).
- 3. Updated the last page.

10.3 8160A - 08/08

- 1. Initial revision (Based on the ATmega64/L datasheet 2490N-AVR-06/08).
- 2. Changes done compared to ATmega64/L datasheet 2490N-AVR-06/08:
 - All Electrical Characteristics are moved to "Electrical Characteristics" on page 327.
 - Register descriptions are moved to sub section at the end of each chapter.
 - Updated "DC Characteristics" on page 327 with new V_{OL} Max (0.9V and 0.6V) and typical values for $I_{\rm CC}.$
 - Added "Speed Grades" on page 329.
 - Added "System and Reset Characteristics" on page 330.
 - New graphics in "Typical Characteristics" on page 343.
 - New "Ordering Information" on page 15.





Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com *Technical Support* Enter Product Line E-mail Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2009 Atmel Corporation. All rights reserved. Atmel[®], Atmel logo and combinations thereof, AVR[®] and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.