

VR11.1, 4-Phase PWM Controller with Light Load Efficiency Enhancement and Load Current Monitoring Features

The ISL6334B, ISL6334C control microprocessor core voltage regulation by driving up to 4 interleaved synchronous-rectified buck channels in parallel. This multiphase architecture results in multiplying channel ripple frequency and reducing input and output ripple currents. Lower ripple results in fewer components, lower cost, reduced power dissipation, and smaller implementation area.

Microprocessor loads can generate load transients with extremely fast edge rates and require high efficiency at light load. The ISL6334B, ISL6334C utilizes Intersil's proprietary Active Pulse Positioning (APP), Adaptive Phase Alignment (APA) modulation scheme, active phase adding and dropping to achieve and maintain the extremely fast transient response with fewer output capacitors and high efficiency from light to full load.

The ISL6334B, ISL6334C is designed to be compliant to Intel VR11.1 specifications. It accurately reports the load current via IMON pin to the microprocessor, which sends an active low PSI# signal to the controller at low power mode. The controller then enters 1- or 2-phase operation with diode emulation option to reduce magnetic core and switching losses, yielding high efficiency at light load. After the PSI# signal is de-asserted, the dropped phase(s) are added back to sustain heavy load transient response and efficiency.

Today's microprocessors require a tightly regulated output voltage position versus load current (droop). The ISL6334B, ISL6334C senses the output current continuously by utilizing patented techniques to measure the voltage across the dedicated current sense resistor or the DCR of the output inductor. The sensed current flows out of FB pin to develop the precision voltage drop across the feedback resistor for droop control. Current sensing circuits also provide the needed signals for channel-current balancing, average overcurrent protection and individual phase current limiting. A NTC thermistor's temperature is sensed via TM pin and internally digitized for thermal monitoring and for integrated thermal compensation of the current sense elements.

A unity gain, differential amplifier is provided for remote voltage sensing and completely eliminates any potential difference between remote and local grounds. This improves regulation and protection accuracy. The threshold-sensitive enable input is available to accurately coordinate the start-up of the ISL6334B, ISL6334C with any other voltage rail. Dynamic-VID™ technology allows seamless on-the-fly VID changes. The offset pin allows accurate voltage offset settings that are independent of VID setting.

Features

- Intel VR11.1 Compliant
- H_CPURST_N Input to Eliminate Required Extensive External Circuitry for Proper PSI# Operation of Intel's Eaglelake Chipset Platforms
- Proprietary Active Pulse Positioning (APP) and Adaptive Phase Alignment (APA) Modulation Scheme
- Proprietary Active Phase Adding and Dropping with Diode Emulation Scheme For Enhanced Light Load Efficiency
- Precision Multiphase Core Voltage Regulation
 - Differential Remote Voltage Sensing
 - $\pm 0.5\%$ Closed-loop System Accuracy Over Load, Line and Temperature
 - Bi-directional, Adjustable Reference-Voltage Offset
- Precision Resistor or DCR Differential Current Sensing
 - Accurate Load-Line (Droop) Programming
 - Accurate Channel-Current Balancing
 - Accurate Load Current Monitoring via IMON Pin
- Microprocessor Voltage Identification Input
 - Dynamic VID™ Technology for VR11.1 Requirement
 - 8-Bit VID, VR11 Compatible
- Average Overcurrent Protection and Channel Current Limit
- Precision Overcurrent Protection on IMON Pin
- Thermal Monitoring and Overvoltage Protection
- Integrated Programmable Temperature Compensation
- Integrated Open Sense Line Protection
- 1 to 4-Phase Operation, Coupled Inductor Compatibility
- Adjustable Switching Frequency up to 1MHz Per Phase
- Package Option
 - QFN Compliant to JEDEC PUB95 MO-220 QFN - Quad Flat No Leads - Product Outline
- Pb-Free (RoHS Compliant)


Ordering Information

PART NUMBER (Note)	PART MARKING	TEMP. (°C)	PACKAGE (Pb-Free)	PKG. DWG. #
ISL6334BIRZ	6334B IRZ	-40 to +85	40 Ld 6x6 QFN	L40.6x6
ISL6334CIRZ	6334C IRZ	-40 to +85	40 Ld 6x6 QFN	L40.6x6
ISL6334BCRZ	6334B CRZ	0 to +70	40 Ld 6x6 QFN	L40.6x6
ISL6334CCRZ	6334C CRZ	0 to +70	40 Ld 6x6 QFN	L40.6x6

NOTES:

1. Add "-T" suffix for tape and reel. Please refer to [TB347](#) for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for [ISL6334B, ISL6334C](#). For more information on MSL please see techbrief [TB363](#).

Pinout




Controller and Driver Recommendation


CONTROLLER		COMMENTS			
ISL6334B		When PSI# is asserted low, the operating channels send a special PWM protocol that can be recognized only by the dedicated VR11.1 drivers ISL6622/ISL6620 for Diode Emulation (DCM) operation. The disabled channels remain in tri-state.			
ISL6334C		When PSI# is asserted low, the operating channels send normal CCM PWM that can be recognized by any Intersil driver, such as ISL6612/ISL6614, ISL6596, ISL6609, ISL6610, and even ISL6622/ISL6620. The disabled channels remain in tri-state.			
DRIVER	GATE DRIVE VOLTAGE	# OF GATE DRIVES	DIODE EMULATION (DE)	GATE DRIVE DROP (GVOT)	COMMENTS
ISL6622	12V	Dual	Yes	Yes	For PSI# channel and its coupled channel in coupled inductor applications or all channels
ISL6622A, ISL6622B	12V	Dual	Yes	No	For PSI# channel and its coupled channel in coupled inductor applications or all channels.
ISL6620, ISL6620A	5V	Dual	Yes	No	For PSI# channel and its coupled channel in coupled inductor applications or all channels
ISL6612, ISL6612A	12V	Dual	No	No	For dropped phases or all channels with ISL6334C
ISL6596, ISL6609	5V	Dual	No	No	For dropped phases or all channels with ISL6334C
ISL6614, ISL6614A	12V	Quad	No	No	For dropped phases or all channels with ISL6334C
ISL6610, ISL6610A	5V	Quad	No	No	For dropped phases or all channels with ISL6334C

NOTE: Intersil 5V and 12V drivers are mostly pin-to-pin compatible and allow for dual footprint layout implementation to optimize MOSFET selection and efficiency. Dual = One Synchronous Channel; Quad = Two Synchronous Channels.


ISL6334B and ISL6334C Block Diagram




Typical Application: 4-Phase VR with Thermal Compensation, 1-Phase PSI#, DE, and GVOT



Typical Application - 4-Phase VR with 1-Phase PSI#; without DE and GVOT



Typical Application - CI VR with External Thermal Compensation, 2-Phase PSi# (no DE and GVOT)



Absolute Maximum Ratings

Supply Voltage, VCC+6V
All Pins GND -0.3V to VCC + 0.3V

Recommended Operating Conditions

Supply Voltage, VCC +5V ±5%
Ambient Temperature
ISL6334BCRZ, ISL6334CCRZ 0°C to +70°C
ISL6334BIRZ, ISL6334CIRZ -40°C to +85°C

Thermal Information

Thermal Resistance (Notes 4, 5) θ_{JA} (°C/W) θ_{JC} (°C/W)
40 Ld 6x6 QFN Package 32 2
Maximum Junction Temperature +150°C
Maximum Storage Temperature Range -65°C to +150°C
Pb-free Reflow Profile see link below
<http://www.intersil.com/pbfree/Pb-FreeReflow.asp>

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.

Electrical Specifications

Recommended Operating Conditions; VCC = 5V, Unless Otherwise Specified. **Boldface limits apply over the operating temperature ranges, -40°C to +85°C or 0°C to +70°C.**

PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNITS
VCC SUPPLY CURRENT					
Nominal Supply	VCC = 5VDC; EN_PWR = 5VDC; R _T = 100k Ω , ISEN1 = ISEN2 = ISEN3 = ISEN4 = 80 μ A	-	16	20	mA
Shutdown Supply	VCC = 5VDC; EN_PWR = 0VDC; R _T = 100k Ω	-	14	17	mA
POWER-ON RESET AND ENABLE					
VCC Rising POR Threshold		4.3	4.4	4.5	V
VCC Falling POR Threshold		3.75	3.88	4.0	V
EN_PWR Rising Threshold		0.875	0.897	0.920	V
EN_PWR Falling Threshold		0.735	0.752	0.770	V
EN_VTT Rising Threshold		0.875	0.897	0.920	V
EN_VTT Falling Threshold		0.735	0.752	0.770	V
REFERENCE VOLTAGE AND DAC					
System Accuracy of ISL6334BCRZ, ISL6334CCRZ (VID = 1V to 1.6V, T _J = 0°C to +70°C)	(Note 7, Closed-Loop)	-0.5	-	0.5	%VID
System Accuracy of ISL6334BCRZ, ISL6334CCRZ (VID = 0.5V to 1V, T _J = 0°C to +70°C)	(Note 7, Closed-Loop)	-5	-	5	mV
System Accuracy of ISL6334BIRZ, ISL6334CIRZ (VID = 1V to 1.6V, T _J = -40°C to +85°C)	(Notes 7, 8; Closed-Loop)	-0.6	-	0.6	%VID
System Accuracy of ISL6334BIRZ, ISL6334CIRZ (VID = 0.8V to 1V, T _J = -40°C to +85°C)	(Notes 7, 8; Closed-Loop)	-6	-	6	mV
System Accuracy of ISL6334BIRZ, ISL6334CIRZ (VID = 0.5V to 0.8V, T _J = -40°C to +85°C)	(Notes 7, 8; Closed-Loop)	-7	-	7	mV
VID Pull-up	After t _{D3}	30	40	50	μ A
VID Input Low Level		-	-	0.4	V
VID Input High Level		0.8	-	-	V
Max DAC Source Current		3.5	-	-	mA
Max DAC Sink Current		100	-	-	μ A
Max REF Source/Sink Current	(Note 8)	50	-	-	μ A

ISL6334B, ISL6334C

Electrical Specifications Recommended Operating Conditions; VCC = 5V, Unless Otherwise Specified. **Boldface limits apply over the operating temperature ranges, -40°C to +85°C or 0°C to +70°C. (Continued)**

PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNITS
PIN-ADJUSTABLE OFFSET					
Voltage at OFS Pin	Offset resistor connected to ground	390	400	415	mV
	Voltage below VCC, offset resistor connected to VCC	1.574	1.60	1.635	V
OSCILLATORS					
Accuracy of Switching Frequency Setting	$R_T = 100k\Omega$	225	250	275	kHz
Adjustment Range of Switching Frequency	(Note 8)	0.08	-	1.0	MHz
Soft-start Ramp Rate	$R_{SS} = 100k\Omega$ (Notes 9, 10)	-	1.563	-	mV/ μ s
Adjustment Range of Soft-Start Ramp Rate	(Note 8)	0.625	-	6.25	mV/ μ s
PWM GENERATOR					
Sawtooth Amplitude		-	1.5	-	V
ERROR AMPLIFIER					
Open-Loop Gain	$R_L = 10k\Omega$ to ground	-	96	-	dB
Open-Loop Bandwidth		-	80	-	MHz
Slew Rate		-	25	-	V/ μ s
Maximum Output Voltage		3.8	4.4	4.9	V
Output High Voltage @ 2mA		3.6	-	-	V
Output Low Voltage @ 2mA		-	-	1.6	V
REMOTE-SENSE AMPLIFIER					
Bandwidth		-	20	-	MHz
Output High Current	VSEN - RGND = 2.5V (Note 8)	-500	-	500	μ A
Output High Current	VSEN - RGND = 0.6 (Note 8)	-500	-	500	μ A
PWM OUTPUT					
Sink Impedance	PWM = Low with 1mA Load	100	220	300	Ω
Source Impedance	PWM = High, Forced to 3.7V	200	320	400	Ω
PSI# INPUT					
High Signal Threshold		-	-	0.8	V
Low Signal Threshold		0.4	-	-	V
H_CPURST_N INPUT					
PSI# Time Out	With Respect to H_CPURST_N Rising Edge	38	-	60	ms
High Signal Threshold		-	-	0.8	V
Low Signal Threshold (PSI# Signal Lockout)		0.4	-	-	V
CURRENT SENSE AND OVERCURRENT PROTECTION					
Sensed Current Tolerance	ISEN1 = ISEN2 = ISEN3 = ISEN4 = 40 μ A; CS Offset and Mirror Error Included, $R_{ISEN_x} = 200\Omega$	36.5	-	42	μ A
	ISEN1 = ISEN2 = ISEN3 = ISEN4 = 80 μ A; CS Offset and Mirror Error Included, $R_{ISEN_x} = 200\Omega$	74	-	83	μ A
Overcurrent Trip Level for Average Current at Normal CCM PWM Mode	CS Offset and Mirror Error Included, $R_{ISEN_x} = 200\Omega$	96	105	117	μ A
Overcurrent Trip Level for Average Current at PSI# Mode	N = 4, Drop to 1-Phase	-	121	-	μ A

Electrical Specifications Recommended Operating Conditions; VCC = 5V, Unless Otherwise Specified. **Boldface limits apply over the operating temperature ranges, -40°C to +85°C or 0°C to +70°C. (Continued)**

PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNITS
Peak Current Limit for Individual Channel		115	129	146	μA
IMON Clamped and OCP Trip Level		1.085	1.11	1.14	V
THERMAL MONITORING AND FAN CONTROL					
TM Input Voltage for VR_HOT Trip		32.9	33.3	33.7	%VCC
TM Input Voltage for VR_HOT Reset		38.7	39.1	39.6	%VCC
Leakage Current of VR_HOT	With external pull-up resistor connected to VCC	-	-	5	μA
VR_HOT Low Voltage	With 1.24k resistor pull-up to VCC, I _{VR_HOT} = 4mA	-	-	0.3	V
VR READY AND PROTECTION MONITORS					
Leakage Current of VR_RDY	With pull-up resistor externally connected to VCC	-	-	5	μA
VR_RDY Low Voltage	I _{VR_RDY} = 4mA	-	-	0.3	V
Undervoltage Threshold	VDIFF Falling	48	50	52	%VID
VR_RDY Reset Voltage	VDIFF Rising	57	59.6	62	%VID
Overvoltage Protection Threshold	Before valid VID	1.250	1.273	1.300	V
	After valid VID, the voltage above VID	158	175	190	mV
Overvoltage Protection Reset Hysteresis		-	100	-	mV

NOTES:

6. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.
7. These parts are designed and adjusted for accuracy with all errors in the voltage loop included.
8. Limits established by characterization and are not production tested.
9. During soft-start, VDAC rises from 0V to 1.1V first and then ramp to VID voltage after receiving valid VID.
10. Soft-start ramp rate is determined by the adjustable soft-start oscillator frequency at the speed of 6.25mV per cycle.

Functional Pin Description

VCC - Supplies the power necessary to operate the chip. The controller starts to operate when the voltage on this pin exceeds the rising POR threshold and shuts down when the voltage on this pin drops below the falling POR threshold. Connect this pin directly to a +5V supply.

GND - Bias and reference ground for the IC. The bottom metal base of ISL6334B, ISL6334C is the GND.

EN_PWR - This pin is a threshold-sensitive enable input for the controller. Connecting the 12V supply to EN_PWR through an appropriate resistor divider provides a means to synchronize power-up of the controller and the MOSFET driver ICs. When EN_PWR is driven above 0.875V, the ISL6334B, ISL6334C is active depending on status of the EN_VTT, the internal POR, and pending fault states. Driving EN_PWR below 0.745V will clear all fault states and prime the ISL6334B, ISL6334C to soft-start when re-enabled.

EN_VTT - This pin is another threshold-sensitive enable input for the controller. It's typically connected to VTT output of VTT voltage regulator in the computer mother board. When EN_VTT is driven above 0.875V, the ISL6334B, ISL6334C is active depending on status of the EN_PWR, the internal POR, and pending fault states. Driving EN_VTT below 0.745V will clear all fault states and prime the ISL6334B, ISL6334C to soft-start when re-enabled.

VDIFF, VSEN and RGND - VSEN and RGND form the precision differential remote-sense amplifier. This amplifier converts the differential voltage of the remote output to a single-ended voltage referenced to local ground. VDIFF is the amplifier's output and the input to the regulation and protection circuitry. Connect VSEN and RGND to the sense pins of the remote load.

FB and COMP - Inverting input and output of the error amplifier respectively. FB can be connected to VDIFF through a resistor. A properly chosen resistor between VDIFF and FB can set the load line (droop), because the sensed current will flow out of FB pin. The droop scale factor is set by the ratio of the ISEN resistors and the inductor DCR or the dedicated current sense resistor. COMP is tied back to FB through an external R-C network to compensate the regulator.

DAC and REF - The DAC pin is the output of the precision internal DAC reference. The REF pin is the positive input of the Error Amplifier. In typical applications, a 1k Ω , 1% resistor is used between DAC and REF to generate a precision offset voltage. This voltage is proportional to the offset current determined by the offset resistor from OFS to ground or VCC. A capacitor is used between REF and ground to smooth the voltage transition during Dynamic VID™ operations.

VR_RDY - VR_RDY indicates that soft-start has completed and the output voltage is within the regulated range around

VID setting. It is an open-drain logic output. When OCP or OVP occurs, VR_RDY will be pulled to low. It will also be pulled low if the output voltage is below the undervoltage threshold.

OFS - The OFS pin can be used to program a DC offset current, which will generate a DC offset voltage between the REF and DAC pins. The offset current is generated via an external resistor and precision internal voltage references. The polarity of the offset is selected by connecting the resistor to GND or VCC. For no offset, the OFS pin should be left unterminated.

TCOMP - Temperature compensation scaling input. The voltage sensed on the TM pin is utilized as the temperature input to adjust I_{DROOP} and the overcurrent protection limit to effectively compensate for the temperature coefficient of the current sense element. To implement the integrated temperature compensation, a resistor divider circuit is needed with one resistor being connected from TCOMP to VCC of the controller and another resistor being connected from TCOMP to GND. Changing the ratio of the resistor values will set the gain of the integrated thermal compensation. When integrated temperature compensation function is not used, connect TCOMP to GND.

TM - TM is an input pin for the VR temperature measurement. Connect this pin through an NTC thermistor to GND and a resistor to VCC of the controller. The voltage at this pin is reverse proportional to the VR temperature. The ISL6334B, ISL6334C monitors the VR temperature based on the voltage at the TM pin and outputs VR_HOT and VR_FAN signals.

VR_HOT - VR_HOT is used as an indication of high VR temperature. It is an open-drain logic output. It will be pulled low if the measured VR temperature is less than a certain level, and open when the measured VR temperature reaches a certain level. A external pull-up resistor is needed.

H_CPURST_N - This pin determines whether the PSI# input is recognized and the IC enters the low-power, phase shedding state. While in a logic low state and for 45ms (typically) after returning high, it prevents the chip from entering lower power mode operation by locking out the PSI# input. Left open at start-up, this pin is pulled to about 1.2V by an internal current source, and it enables the 45ms PSI# lockout. To disable this functionality at all times, connect this pin to VCC. See "PWM and PSI# Operation" on page 13 for details.

PWM1-4 - Pulse width modulation outputs. Connect these pins to the PWM input pins of the Intersil driver IC. The number of active channels is determined by the state of PWM2, PWM3 and PWM4. Tie PWM2 to VCC to configure for 1-phase operation. Tie PWM3 to VCC to configure for 2-phase operation. Tie PWM4 to VCC to configure for 3-phase operation. In addition, tie PSI# to GND to configure for single phase operation with diode emulation.

ISEN1-4+, ISEN1-4- - The ISEN+ and ISEN- pins are current sense inputs to individual differential amplifiers. The sensed current is used for channel current balancing, overcurrent protection, and droop regulation. Inactive channels should have their respective current sense inputs left open (for example, open ISEN4+ and ISEN4- for 3-phase operation).

For DCR sensing, connect each ISEN- pin to the node between the RC sense elements. Tie the ISEN+ pin to the other end of the sense capacitor through a resistor, R_{ISEN} . The voltage across the sense capacitor is proportional to the inductor current. Therefore, the sense current is proportional to the inductor current and scaled by the DCR of the inductor and R_{ISEN} .

To match the time delay of the internal circuit, a capacitor is needed between each ISEN+ pin and GND, as described in "Current Sensing" on page 14.

IMON - IMON is the output pin of sensed, thermally compensated (if internal thermal compensation is used) average current. The voltage at IMON pin is proportional to the load current and the resistor value, and internally clamped to 1.11V plus the remote ground potential difference. If the clamped voltage (1.11V) is triggered, it will initiate the overcurrent shutdown. By choosing the proper value for the resistor at IMON pin, the overcurrent trip level can be set to be lower than the fixed internal overcurrent threshold. During the dynamic VID, the OCP function of this pin is disable to avoid falsely triggering. Tie it to GND if not used.

FS - Use this pin to set up the desired switching frequency. A resistor, placed from FS to ground/VCC will set the switching frequency. The relationship between the value of the resistor and the switching frequency will be approximated by Equation 3. This pin is also used with SS and PSI# pins for phase dropping decoding. See Table 1.

SS - Use this pin to set up the desired start-up oscillator frequency. A resistor placed from SS to ground/VCC will set up the soft-start ramp rate. The relationship between the value of the resistor and the soft-start ramp up time will be approximated by Equations 15 and 16. This pin is also used with FS and PSI# pins for phase dropping decoding. See Table 1.

VID0-7 - These are the inputs to the internal DAC that generates the reference voltage for output regulation. All VID pins have no internal pull-up current sources until after TD3. Connect these pins either to open-drain outputs with external pull-up resistors or to active-pull-up outputs, as high as VCC plus 0.3V.

PSI# - A low input signal indicates the low power mode operation of the processor. The controller drops the number of active phases to single or 2-phase operation, according to the logic on Table 1 on page 14. The PSI# pin, SS, and FS pins are used to program the controller in operation of

non-coupled, 2-phase coupled, or (n-x)-Phase coupled inductors when PSI# is asserted (active low). Different cases yield different PWM output behavior on both dropped phase(s) and remained phase(s) as PSI# is asserted and de-asserted. A high input signal pulls the controller back to normal operation.

Operation

Multiphase Power Conversion

Microprocessor load current profiles have changed to the point that the advantages of multiphase power conversion are impossible to ignore. The technical challenges associated with producing a single-phase converter (which are both cost-effective and thermally viable), have forced a change to the cost-saving approach of multiphase. The ISL6334B, ISL6334C controller helps reduce the complexity of implementation by integrating vital functions and requiring minimal output components. The block diagrams on pages 5, 6 and 7 provide top level views of multiphase power conversion using the ISL6334B, ISL6334C controller.

Interleaving

The switching of each channel in a multiphase converter is timed to be symmetrically out-of-phase with each of the other channels. In a 3-phase converter, each channel switches 1/3 cycle after the previous channel and 1/3 cycle before the following channel. As a result, the 3-phase converter has a combined ripple frequency 3x greater than the ripple frequency of any one phase. In addition, the peak-to-peak amplitude of the combined inductor currents is reduced in proportion to the number of phases (Equations 1 and 2). Increased ripple frequency and lower ripple amplitude mean that the designer can use less per-channel inductance and lower total output capacitance for any performance specification.




FIGURE 1. PWM AND INDUCTOR-CURRENT WAVEFORMS FOR 3-PHASE CONVERTER

Figure 1 illustrates the multiplicative effect on output ripple frequency. The three channel currents (IL1, IL2, and IL3) combine to form the AC ripple current and the DC load current. The ripple component has 3x the ripple frequency of

each individual channel current. Each PWM pulse is terminated 1/3 of a cycle after the PWM pulse of the previous phase. The DC components of the inductor currents combine to feed the load.

To understand the reduction of ripple current amplitude in the multiphase circuit, examine Equation 1, which represents an individual channel's peak-to-peak inductor current.

$$I_{PP} = \frac{(V_{IN} - V_{OUT}) \cdot V_{OUT}}{L \cdot F_{SW} \cdot V_{IN}} \quad (\text{EQ. 1})$$

In Equation 1, V_{IN} and V_{OUT} are the input and output voltages respectively, L is the single-channel inductor value, and F_{SW} is the switching frequency.




FIGURE 2. CHANNEL INPUT CURRENTS AND INPUT-CAPACITOR RMS CURRENT FOR 3-PHASE CONVERTER

The output capacitors conduct the ripple component of the inductor current. In the case of multiphase converters, the capacitor current is the sum of the ripple currents from each of the individual channels. Compare Equation 1 to the expression for the peak-to-peak current after the summation of N symmetrically phase-shifted inductor currents in Equation 2. Peak-to-peak ripple current decreases by an amount proportional to the number of channels. Output voltage ripple is a function of capacitance, capacitor equivalent series resistance (ESR), and inductor ripple current. Reducing the inductor ripple current allows the designer to use fewer or less costly output capacitors.

$$I_{C, PP} = \frac{(V_{IN} - N \cdot V_{OUT}) \cdot V_{OUT}}{L \cdot f_S \cdot V_{IN}} \quad (\text{EQ. 2})$$

Another benefit of interleaving is to reduce input ripple current. Input capacitance is determined in part by the maximum input ripple current. Multiphase topologies can improve overall system cost and size by lowering input ripple current and allowing the designer to reduce the cost of input capacitance. The example in Figure 2 illustrates input currents from a three-phase converter combining to reduce the total input ripple current.

The converter depicted in Figure 2 delivers 36A to a 1.5V load from a 12V input. The RMS input capacitor current is 5.9A. Compare this to a single-phase converter also stepping down 12V to 1.5V at 36A. The single-phase converter has 11.9A_{RMS} input capacitor current. The single-phase converter must use an input capacitor bank with twice the RMS current capacity as the equivalent three-phase converter.

Figures 18, 19 and 20 can be used to determine the input capacitor RMS current based on load current, duty cycle, and the number of channels. They are provided as aids in determining the optimal input capacitor solution. Figure 21 shows the single phase input-capacitor RMS current for comparison.

PWM Modulation Scheme

The ISL6334B, ISL6334C adopts Intersil's proprietary Active Pulse Positioning (APP) modulation scheme to improve transient performance. APP control is a unique dual-edge PWM modulation scheme with both PWM leading and trailing edges being independently moved to give the best response to transient loads. The PWM frequency, however, is constant and set by the external resistor between the FS pin and GND. To further improve the transient response, the ISL6334B, ISL6334C also implements Intersil's proprietary Adaptive Phase Alignment (APA) technique. APA, with sufficiently large load step currents, can turn on all phases together. With both APP and APA control, ISL6334B, ISL6334C can achieve excellent transient performance and reduce demand on the output capacitors.

Under steady state conditions, the operation of the ISL6334B, ISL6334C PWM modulators appear to be that of a conventional trailing edge modulator. Conventional analysis and design methods can therefore be used for steady state and small signal operation.

PWM and PSI# Operation

The timing of each channel is set by the number of active channels. The default channel setting for the ISL6334B, ISL6334C is four. The switching cycle is defined as the time between PWM pulse termination signals of each channel. The cycle time of the pulse signal is the inverse of the switching frequency set by the resistor between the FS pin and ground. The PWM signals command the MOSFET driver to turn on/off the channel MOSFETs.

For 4-channel operation, the channel firing order is 1-2-3-4: PWM3 pulse happens 1/4 of a cycle after PWM4, PWM2 output follows another 1/4 of a cycle after PWM3, and PWM1 delays another 1/4 of a cycle after PWM2. For 3-channel operation, the channel firing order is 1-2-3.

Connecting PWM4 to VCC selects three channel operation and the pulse times are spaced in 1/3 cycle increments. If PWM3 is connected to VCC, two channel operation is selected and the PWM2 pulse happens 1/2 of a cycle after PWM1 pulse. If PWM2 is connected to VCC, only Channel 1

operation is selected. In addition, tie PSI# to GND to configure for single or 2-phase operation with diode emulation on remaining channel(s), Channel 1 or Channels 1 and 3.

When PSI# is asserted low, it indicates the low power mode operation of the processor. While in PSI# state, the controller reduces the number of active phases according to the logic in Table 1, improving light load efficiency. SS and FS pins are used to program the controller in operation of non-coupled, 2-phase coupled, or (n-x)-Phase coupled inductors. Different cases yield different PWM output behaviors on both dropped phase(s) and remained phase(s) as PSI# is asserted and de-asserted. A high PSI# input signal pulls the controller back to normal CCM PWM operation to sustain an immediate heavy transient load and high efficiency. Note that “n-x” means n-x phases coupled and x phase(s) are uncoupled.

TABLE 1. PSI# OPERATION DECODING

	PSI#	FS	SS
Non CI or (n-1) CI Drops to 1-phase	0	0	0
Non CI or (n-2) CI Drops to 2-phase	0	0	1
2-phase CI Drops to 1-phase	0	1	0
2-phase CI Drops to 2-phase	0	1	1
Normal CCM PWM Mode	1	x	x

Prior to VR_RDY going high (end of soft-start), the low power mode operation (PSI# low) is disabled. In addition, a low on H_CPURST_N disables PSI# mode, and low power mode is not enabled until approximately 45ms (see “Electrical Specifications” table on page 9 for expected timing range) after H_CPURST_N returns to a logic high state. The low and high thresholds on H_CPURST_N are approximately 0.4V and 0.8V, as specified in the “Electrical Specifications” table on page 9. A logic low can be obtained by pulling this pin to ground with a suitable small signal device, while a logic high can be obtained by leaving the pin open or connecting to processor VTT (~1.1V) via a suitable pull-up. If the PSI# lockout is not desired at any time during the operation of the IC, then H_CPURST_N should be connected to VCC. This unique function of ISL6334B, ISL6334C eliminates the required external circuitry for proper PSI# operation of Intel's Eaglelake chipset platforms, reducing cost and PCB space. This function can be permanently disabled, making the ISL6334B and ISL6334C compatible with ISL6334 and ISL6334A, for other platform implementations.

The dropped PWM is forced low for 200ns (uncoupled case) or until falling edge of coupled PWM (coupled case) then pulled to VCC/2, while the remained PWM(s) sends out a special 3-level PWM protocol that the dedicated VR11.1 drivers can decode and then enter diode emulation mode with gate drive voltage optimization.

The ISL6334C only generates 2-level normal CCM PWM except for faults. No dedicated VR11.1 driver is required. See “Controller and Driver Recommendation” on page 3.

While the controller is operational (VCC above POR, EN_VTT and EN_PWR are both high, valid VID inputs), it can pull the PWM pins to ~40% of VCC (~2V for 5V VCC bias) during various stages, such as soft-start delay, phase shedding operation, or fault conditions (OC or OV events). The matching driver's internal PWM resistor divider can further raise the PWM potential, but not lower it below the level set by the controller IC. Therefore, the controller's PWM outputs are directly compatible with Intersil drivers that require 5V PWM signal amplitudes. Drivers requiring 3.3V PWM signal amplitudes are generally incompatible.

Switching Frequency

Switching frequency is determined by the selection of the frequency-setting resistor, R_T, which is connected from FS pin to GND or VCC. Equation 3 and Figure 3 are provided to assist in selecting the correct resistor value.

$$R_T = \frac{2.5 \times 10^{10}}{F_{SW}} \quad (\text{EQ. 3})$$

where F_{SW} is the switching frequency of each phase.




FIGURE 3. SWITCHING FREQUENCY vs RT

Current Sensing

The ISL6334B, ISL6334C senses current continuously for fast response. The ISL6334B, ISL6334C supports inductor DCR sensing, or resistive sensing techniques. The associated channel current sense amplifier uses the ISEN inputs to reproduce a signal proportional to the inductor current, I_L. The sense current, I_{SEN}, is proportional to the inductor current. The sensed current is used for current balance, load-line regulation, and overcurrent protection.

The internal circuitry, shown in Figures 4 and 5, represents one channel of an N-channel converter. This circuitry is repeated for each channel in the converter, but may not be active depending on the status of the PWM2, PWM3 and PWM4 pins, as described in “PWM and PSI# Operation” on page 13. The input bias current of the current sensing amplifier is typically 60nA; less than 5kΩ input impedance is preferred to minimized the offset error.

total load current. Channel current balance is achieved by comparing the sensed current of each channel to the average current to make an appropriate adjustment to the PWM duty cycle of each channel with Intersil's patented current-balance method.

Channel current balance is essential in achieving the thermal advantage of multiphase operation. With good current balance, the power loss is equally dissipated over multiple devices and a greater area.

Voltage Regulation

The compensation network shown in Figure 6 assures that the steady-state error in the output voltage is limited only to the error in the reference voltage (output of the DAC) and offset errors in the OFS current source, remote-sense and error amplifiers. Intersil specifies the guaranteed tolerance of the ISL6334B, ISL6334C to include the combined tolerances of each of these elements.

The sensed average current I_{AVG} is tied to FB internally. This current will develop voltage drop across the resistor between FB and VDIFF pins for droop control. ISL6334B, ISL6334C can not be used for non-droop applications.

The output of the error amplifier, V_{COMP} , is compared to sawtooth waveforms to generate the PWM signals. The PWM signals control the timing of the Intersil MOSFET drivers and regulate the converter output to the specified reference voltage. The internal and external circuitry, which control voltage regulation, are illustrated in Figure 6.




FIGURE 6. OUTPUT VOLTAGE AND LOAD-LINE REGULATION WITH OFFSET ADJUSTMENT

The ISL6334B, ISL6334C incorporates an internal differential remote-sense amplifier in the feedback path. The amplifier removes the voltage error encountered when measuring the output voltage relative to the local controller

ground reference point, resulting in a more accurate means of sensing output voltage. Connect the microprocessor sense pins to the non-inverting input, VSEN, and inverting input, RGND, of the remote-sense amplifier. The remote-sense output, V_{DIFF} , is connected to the inverting input of the error amplifier through an external resistor.

A digital-to-analog converter (DAC) generates a reference voltage based on the state of logic signals at pins VID7 through VID0. The DAC decodes the eight 6-bit logic signal (VID) into one of the discrete voltages shown in Table 2. All VID pins have no internal pull-up current sources until after t_{D3} . After t_{D3} , each VID input offers a minimum $30\mu A$ pull-up to an internal 2.5V source for use with open-drain outputs. The pull-up current diminishes to zero above the logic threshold to protect voltage-sensitive output devices. External pull-up resistors can augment the pull-up current sources in case leakage into the driving device is greater than $30\mu A$.

TABLE 2. VR11 VID 8-BIT

VID7	VID6	VID5	VID4	VID3	VID2	VID1	VID0	VOLTAGE
0	0	0	0	0	0	0	0	OFF
0	0	0	0	0	0	0	1	OFF
0	0	0	0	0	0	1	0	1.60000
0	0	0	0	0	0	1	1	1.59375
0	0	0	0	0	1	0	0	1.58750
0	0	0	0	0	1	0	1	1.58125
0	0	0	0	0	1	1	0	1.57500
0	0	0	0	0	1	1	1	1.56875
0	0	0	0	1	0	0	0	1.56250
0	0	0	0	1	0	0	1	1.55625
0	0	0	0	1	0	1	0	1.55000
0	0	0	0	1	0	1	1	1.54375
0	0	0	0	1	1	0	0	1.53750
0	0	0	0	1	1	0	1	1.53125
0	0	0	0	1	1	1	0	1.52500
0	0	0	0	1	1	1	1	1.51875
0	0	0	1	0	0	0	0	1.51250
0	0	0	1	0	0	0	1	1.50625
0	0	0	1	0	0	1	0	1.50000
0	0	0	1	0	0	1	1	1.49375
0	0	0	1	0	1	0	0	1.48750
0	0	0	1	0	1	0	1	1.48125
0	0	0	1	0	1	1	0	1.47500
0	0	0	1	0	1	1	1	1.46875
0	0	0	1	1	0	0	0	1.46250
0	0	0	1	1	0	0	1	1.45625

TABLE 2. VR11 VID 8-BIT (Continued)

VID7	VID6	VID5	VID4	VID3	VID2	VID1	VID0	VOLTAGE
0	0	0	1	1	0	1	0	1.45000
0	0	0	1	1	0	1	1	1.44375
0	0	0	1	1	1	0	0	1.43750
0	0	0	1	1	1	0	1	1.43125
0	0	0	1	1	1	1	0	1.42500
0	0	0	1	1	1	1	1	1.41875
0	0	1	0	0	0	0	0	1.41250
0	0	1	0	0	0	0	1	1.40625
0	0	1	0	0	0	1	0	1.40000
0	0	1	0	0	0	1	1	1.39375
0	0	1	0	0	1	0	0	1.38750
0	0	1	0	0	1	0	1	1.38125
0	0	1	0	0	1	1	0	1.37500
0	0	1	0	0	1	1	1	1.36875
0	0	1	0	1	0	0	0	1.36250
0	0	1	0	1	0	0	1	1.35625
0	0	1	0	1	0	1	0	1.35000
0	0	1	0	1	0	1	1	1.34375
0	0	1	0	1	1	0	0	1.33750
0	0	1	0	1	1	0	1	1.33125
0	0	1	0	1	1	1	0	1.32500
0	0	1	0	1	1	1	1	1.31875
0	0	1	1	0	0	0	0	1.31250
0	0	1	1	0	0	0	1	1.30625
0	0	1	1	0	0	1	0	1.30000
0	0	1	1	0	0	1	1	1.29375
0	0	1	1	0	1	0	0	1.28750
0	0	1	1	0	1	0	1	1.28125
0	0	1	1	0	1	1	0	1.27500
0	0	1	1	0	1	1	1	1.26875
0	0	1	1	1	0	0	0	1.26250
0	0	1	1	1	0	0	1	1.25625
0	0	1	1	1	0	1	0	1.25000
0	0	1	1	1	0	1	1	1.24375
0	0	1	1	1	1	0	0	1.23750
0	0	1	1	1	1	0	1	1.23125
0	0	1	1	1	1	1	0	1.22500
0	0	1	1	1	1	1	1	1.21875
0	1	0	0	0	0	0	0	1.21250
0	1	0	0	0	0	0	1	1.20625

TABLE 2. VR11 VID 8-BIT (Continued)

VID7	VID6	VID5	VID4	VID3	VID2	VID1	VID0	VOLTAGE
0	1	0	0	0	0	1	0	1.20000
0	1	0	0	0	0	1	1	1.19375
0	1	0	0	0	1	0	0	1.18750
0	1	0	0	0	1	0	1	1.18125
0	1	0	0	0	1	1	0	1.17500
0	1	0	0	0	1	1	1	1.16875
0	1	0	0	1	0	0	0	1.16250
0	1	0	0	1	0	0	1	1.15625
0	1	0	0	1	0	1	0	1.15000
0	1	0	0	1	0	1	1	1.14375
0	1	0	0	1	1	0	0	1.13750
0	1	0	0	1	1	0	1	1.13125
0	1	0	0	1	1	1	0	1.12500
0	1	0	0	1	1	1	1	1.11875
0	1	0	1	0	0	0	0	1.11250
0	1	0	1	0	0	0	1	1.10625
0	1	0	1	0	0	1	0	1.10000
0	1	0	1	0	0	1	1	1.09375
0	1	0	1	0	1	0	0	1.08750
0	1	0	1	0	1	0	1	1.08125
0	1	0	1	0	1	1	0	1.07500
0	1	0	1	0	1	1	1	1.06875
0	1	0	1	1	0	0	0	1.06250
0	1	0	1	1	0	0	1	1.05625
0	1	0	1	1	0	1	0	1.05000
0	1	0	1	1	0	1	1	1.04375
0	1	0	1	1	1	0	0	1.03750
0	1	0	1	1	1	0	1	1.03125
0	1	0	1	1	1	1	0	1.02500
0	1	0	1	1	1	1	1	1.01875
0	1	1	0	0	0	0	0	1.01250
0	1	1	0	0	0	0	1	1.00625
0	1	1	0	0	0	1	0	1.00000
0	1	1	0	0	0	1	1	0.99375
0	1	1	0	0	1	0	0	0.98750
0	1	1	0	0	1	0	1	0.98125
0	1	1	0	0	1	1	0	0.97500
0	1	1	0	0	1	1	1	0.96875
0	1	1	0	1	0	0	0	0.96250
0	1	1	0	1	0	0	1	0.95625

TABLE 2. VR11 VID 8-BIT (Continued)

VID7	VID6	VID5	VID4	VID3	VID2	VID1	VID0	VOLTAGE
0	1	1	0	1	0	1	0	0.95000
0	1	1	0	1	0	1	1	0.94375
0	1	1	0	1	1	0	0	0.93750
0	1	1	0	1	1	0	1	0.93125
0	1	1	0	1	1	1	0	0.92500
0	1	1	0	1	1	1	1	0.91875
0	1	1	1	0	0	0	0	0.91250
0	1	1	1	0	0	0	1	0.90625
0	1	1	1	0	0	1	0	0.90000
0	1	1	1	0	0	1	1	0.89375
0	1	1	1	0	1	0	0	0.88750
0	1	1	1	0	1	0	1	0.88125
0	1	1	1	0	1	1	0	0.87500
0	1	1	1	0	1	1	1	0.86875
0	1	1	1	1	0	0	0	0.86250
0	1	1	1	1	0	0	1	0.85625
0	1	1	1	1	0	1	0	0.85000
0	1	1	1	1	0	1	1	0.84375
0	1	1	1	1	1	0	0	0.83750
0	1	1	1	1	1	0	1	0.83125
0	1	1	1	1	1	1	0	0.82500
0	1	1	1	1	1	1	1	0.81875
1	0	0	0	0	0	0	0	0.81250
1	0	0	0	0	0	0	1	0.80625
1	0	0	0	0	0	1	0	0.80000
1	0	0	0	0	0	1	1	0.79375
1	0	0	0	0	1	0	0	0.78750
1	0	0	0	0	1	0	1	0.78125
1	0	0	0	0	1	1	0	0.77500
1	0	0	0	0	1	1	1	0.76875
1	0	0	0	1	0	0	0	0.76250
1	0	0	0	1	0	0	1	0.75625
1	0	0	0	1	0	1	0	0.75000
1	0	0	0	1	0	1	1	0.74375
1	0	0	0	1	1	0	0	0.73750
1	0	0	0	1	1	0	1	0.73125
1	0	0	0	1	1	1	0	0.72500
1	0	0	0	1	1	1	1	0.71875
1	0	0	1	0	0	0	0	0.71250
1	0	0	1	0	0	0	1	0.70625

TABLE 2. VR11 VID 8-BIT (Continued)

VID7	VID6	VID5	VID4	VID3	VID2	VID1	VID0	VOLTAGE
1	0	0	1	0	0	1	0	0.70000
1	0	0	1	0	0	1	1	0.69375
1	0	0	1	0	1	0	0	0.68750
1	0	0	1	0	1	0	1	0.68125
1	0	0	1	0	1	1	0	0.67500
1	0	0	1	0	1	1	1	0.66875
1	0	0	1	1	0	0	0	0.66250
1	0	0	1	1	0	0	1	0.65625
1	0	0	1	1	0	1	0	0.65000
1	0	0	1	1	0	1	1	0.64375
1	0	0	1	1	1	0	0	0.63750
1	0	0	1	1	1	0	1	0.63125
1	0	0	1	1	1	1	0	0.62500
1	0	0	1	1	1	1	1	0.61875
1	0	1	0	0	0	0	0	0.61250
1	0	1	0	0	0	0	1	0.60625
1	0	1	0	0	0	1	0	0.60000
1	0	1	0	0	0	1	1	0.59375
1	0	1	0	0	1	0	0	0.58750
1	0	1	0	0	1	0	1	0.58125
1	0	1	0	0	1	1	0	0.57500
1	0	1	0	0	1	1	1	0.56875
1	0	1	0	1	0	0	0	0.56250
1	0	1	0	1	0	0	1	0.55625
1	0	1	0	1	0	1	0	0.55000
1	0	1	0	1	0	1	1	0.54375
1	0	1	0	1	1	0	0	0.53750
1	0	1	0	1	1	0	1	0.53125
1	0	1	0	1	1	1	0	0.52500
1	0	1	0	1	1	1	1	0.51875
1	0	1	1	0	0	0	0	0.51250
1	0	1	1	0	0	0	1	0.50625
1	0	1	1	0	0	1	0	0.50000
1	1	1	1	1	1	1	0	OFF
1	1	1	1	1	1	1	1	OFF

Load-Line Regulation

Some microprocessor manufacturers require a precisely controlled output resistance. This dependence of output voltage on load current is often termed “droop” or “load line” regulation. By adding a well controlled output impedance, the output voltage can effectively be level shifted in a

direction, which works to achieve the load-line regulation required by these manufacturers.

In other cases, the designer may determine that a more cost-effective solution can be achieved by adding droop. Droop can help to reduce the output-voltage spike that results from fast load-current demand changes.

The magnitude of the spike is dictated by the ESR and ESL of the output capacitors selected. By positioning the no-load voltage level near the upper specification limit, a larger negative spike can be sustained without crossing the lower limit. By adding a well controlled output impedance, the output voltage under load can effectively be level shifted down so that a larger positive spike can be sustained without crossing the upper specification limit.

As shown in Figure 6, a current proportional to the average current of all active channels, I_{AVG} , flows from FB through a load-line regulation resistor R_{FB} . The resulting voltage drop across R_{FB} is proportional to the output current, effectively creating an output voltage droop with a steady-state value defined as shown in Equation 8:

$$V_{DROOP} = I_{AVG} \cdot R_{FB} \quad (EQ. 8)$$

The regulated output voltage is reduced by the droop voltage V_{DROOP} . The output voltage as a function of load current is derived by combining Equation 8 with the appropriate sample current expression defined by the current sense method employed, as shown in Equation 9:

$$V_{OUT} = V_{REF} - V_{OFS} - \left(\frac{I_{LOAD}}{N} \frac{R_X}{R_{ISEN}} R_{FB} \right) \quad (EQ. 9)$$

where V_{REF} is the reference voltage, V_{OFS} is the programmed offset voltage, I_{LOAD} is the total output current of the converter, R_{ISEN} is the sense resistor connected to the ISEN+ pin, and R_{FB} is the feedback resistor, N is the active channel number, and R_X is the DCR, or R_{SENSE} depending on the sensing method.

Therefore, the equivalent loadline impedance, i.e. Droop impedance, is equal to Equation 10:

$$R_{LL} = \frac{R_{FB}}{N} \frac{R_X}{R_{ISEN}} \quad (EQ. 10)$$

Output-Voltage Offset Programming

The ISL6334B, ISL6334C allows the designer to accurately adjust the offset voltage. When a resistor, R_{OFS} , is connected between OFS to VCC, the voltage across it is regulated to 1.6V. This causes a proportional current (I_{OFS}) to flow into OFS. If R_{OFS} is connected to ground, the voltage across it is regulated to 0.4V, and I_{OFS} flows out of OFS. A resistor between DAC and REF, R_{REF} , is selected so that the product ($I_{OFS} \times R_{OFS}$) is equal to the desired offset voltage. These functions are shown in Figure 7.

Once the desired output offset voltage has been determined, use Equations 11 and 12 to calculate R_{OFS} :

For Positive Offset (connect R_{OFS} to VCC):

$$R_{OFS} = \frac{1.6 \cdot R_{REF}}{V_{OFFSET}} \quad (EQ. 11)$$

For Negative Offset (connect R_{OFS} to GND):

$$R_{OFS} = \frac{0.4 \cdot R_{REF}}{V_{OFFSET}} \quad (EQ. 12)$$




FIGURE 7. OUTPUT VOLTAGE OFFSET PROGRAMMING

Dynamic VID

Modern microprocessors need to make changes to their core voltage as part of normal operation. They direct the core-voltage regulator to do this by making changes to the VID inputs during regulator operation. The power management solution is required to monitor the DAC inputs and respond to on-the-fly VID changes in a controlled manner. Supervising the safe output voltage transition within the DAC range of the processor without discontinuity or disruption is a necessary function of the core-voltage regulator.

In order to ensure the smooth transition of output voltage during VID change, a VID step change smoothing network, composed of R_{REF} and C_{REF} as shown in Figure 7, can be used. The selection of R_{REF} is based on the desired offset voltage as detailed in "Output-Voltage Offset Programming" on page 19. The selection of C_{REF} is based on the time duration for 1-bit VID change and the allowable delay time.

Assuming the microprocessor controls the VID change at 1-bit every t_{VID} , the relationship between the time constant of R_{REF} and C_{REF} network and t_{VID} is given by Equation 13.

$$C_{REF} \cdot R_{REF} = t_{VID} \quad (EQ. 13)$$

During dynamic VID transition and VID steps up, the overcurrent trip point increases by 140% to avoid falsely triggering OCP circuits, while the overvoltage trip point is set to its maximum VID OVP trip level. If the dynamic VID occurs at PSI# asserted, the system should exit PSI# and complete the transition, and then resume PSI# operation 50μs after the transition.

Operation Initialization

Prior to converter initialization, proper conditions must exist on the enable inputs and VCC. When the conditions are met, the controller begins soft-start. Once the output voltage is within the proper window of operation, VR_RDY asserts logic high.

Enable and Disable

While in shutdown mode, the PWM outputs are held in a high-impedance state to assure the drivers remain off. The following input conditions must be met before the ISL6334B, ISL6334C is released from shutdown mode.




FIGURE 8. POWER SEQUENCING USING THRESHOLD-SENSITIVE ENABLE (EN) FUNCTION

1. The bias voltage applied at VCC must reach the internal power-on reset (POR) rising threshold. Once this threshold is reached, proper operation of all aspects of the ISL6334B, ISL6334C are guaranteed. Hysteresis between the rising and falling thresholds assure that once enabled, ISL6334B, ISL6334C will not inadvertently turn off unless the bias voltage drops substantially (see "Electrical Specifications" table beginning on page 8).

2. The ISL6334B, ISL6334C features an enable input (EN_PWR) for power sequencing between the controller bias voltage and another voltage rail. The enable comparator holds the ISL6334B, ISL6334C in shutdown until the voltage at EN_PWR rises above 0.875V. The enable comparator has about 130mV of hysteresis to prevent bounce. It is important that the driver reach their POR level before the ISL6334B, ISL6334C becomes enabled. The schematic in Figure 8 demonstrates sequencing the ISL6334B, ISL6334C with the ISL66xx family of Intersil MOSFET drivers, which require 12V bias.
3. The voltage on EN_VTT must be higher than 0.875V to enable the controller. This pin is typically connected to the output of VTT VR.

When all conditions previously mentioned are satisfied, ISL6334B, ISL6334C begins the soft-start and ramps the output voltage to 1.1V first. After remaining at 1.1V for some time, ISL6334B, ISL6334C reads the VID code at VID input pins. If the VID code is valid, ISL6334B, ISL6334C will regulate the output to the final VID setting. If the VID code is OFF code, ISL6334B, ISL6334C will shut down, and cycling VCC, EN_PWR or EN_VTT is needed to restart.

Soft-Start

ISL6334B, ISL6334C based VR has 4 periods during soft-start, as shown in Figure 9. After VCC, EN_VTT and EN_PWR reach their POR/enable thresholds, the controller will have a fixed delay period t_{D1} . After this delay period, the VR will begin first soft-start ramp until the output voltage reaches 1.1V V_{BOOT} voltage. Then, the controller will regulate the VR voltage at 1.1V for another fixed period t_{D3} . At the end of t_{D3} period, ISL6334B, ISL6334C reads the VID signals. If the VID code is valid, ISL6334B, ISL6334C will initiate the second soft-start ramp until the voltage reaches the VID voltage minus offset voltage.




FIGURE 9. SOFT-START WAVEFORMS

The soft-start time is the sum of the 4 periods, as shown in Equation 14.

$$t_{SS} = t_{D1} + t_{D2} + t_{D3} + t_{D4} \quad (EQ. 14)$$

t_{D1} is a fixed delay with the typical value as 1.36ms. t_{D3} is determined by the fixed 85μs plus the time to obtain valid VID voltage. If the VID is valid before the output reaches the

1.1V, the minimum time to validate the VID input is 500ns. Therefore, the minimum t_{D3} is about 86 μ s.

During t_{D2} and t_{D4} , ISL6334B, ISL6334C digitally controls the DAC voltage change at 6.25mV per step. The time for each step is determined by the frequency of the soft-start oscillator, which is defined by the resistor R_{SS} from SS pin to GND. The second soft-start ramp time t_{D2} and t_{D4} can be calculated based on Equations 15 and 16:

$$t_{D4} = \frac{(V_{VID} - 1.1) \cdot R_{SS}}{6.25 \cdot 25} (\mu s) \quad (EQ. 16)$$

$$t_{D2} = \frac{1.1 \cdot R_{SS}}{6.25 \cdot 25} (\mu s) \quad (EQ. 15)$$

For example, when VID is set to 1.5V and the R_{SS} is set at 100k Ω , the first soft-start ramp time t_{D2} will be 704 μ s and the second soft-start ramp time t_{D4} will be 256 μ s.

After the DAC voltage reaches the final VID setting, VR_RDY will be set to high with the fixed delay t_{D5} . The typical value for t_{D5} is 85 μ s. Before the VR_RDY is released, the controller disregards the PSI# input and always operates in normal CCM PWM mode.

Current Sense Output

The current flowing out of the IMON pin is equal to the sensed average current inside ISL6334B, ISL6334C. In typical applications, a resistor is placed from the IMON pin to GND to generate a voltage, which is proportional to the load current and the resistor value, as shown in Equation 17:

$$V_{IOUT} = \frac{R_{IOUT}}{N} \frac{R_X}{R_{ISEN}} I_{LOAD} \quad (EQ. 17)$$

where V_{IMON} is the voltage at the IMON pin, R_{IMON} is the resistor between the IMON pin and GND, I_{LOAD} is the total output current of the converter, R_{ISEN} is the sense resistor connected to the ISEN+ pin, N is the active channel number, and R_X is the DC resistance of the current sense element, either the DCR of the inductor or R_{SENSE} depending on the sensing method.

The resistor from the IMON pin to GND should be chosen to ensure that the voltage at the IMON pin is less than 1.11V under the maximum load current. If the IMON pin voltage is higher than 1.11V, overcurrent shutdown will be triggered, as described in "Overcurrent Protection" on page 22.

A small capacitor can be placed between the IMON pin and GND to reduce the noise impact. If this pin is not used, tie it to GND.

Fault Monitoring and Protection

The ISL6334B, ISL6334C actively monitors output voltage and current to detect fault conditions. Fault monitors trigger protective measures to prevent damage to a microprocessor load. One common power-good indicator is provided for linking to external system monitors. The schematic in Figure 10

outlines the interaction between the fault monitors and the VR_RDY signal.




FIGURE 10. VR_RDY AND PROTECTION CIRCUITRY

VR_RDY Signal

The VR_RDY pin is an open-drain logic output which indicates that the soft-start period has completed and the output voltage is within the regulated range. VR_RDY is pulled low during shutdown and releases high after a successful soft-start and a fixed delay t_{D5} . VR_RDY will be pulled low when an undervoltage or overvoltage condition is detected, or the controller is disabled by a reset from EN_PWR, EN_VTT, POR, or VID OFF-code.

Undervoltage Detection

The undervoltage threshold is set at 50% of the VID code. When the output voltage at VSEN is below the undervoltage threshold, VR_RDY is pulled low.

Overvoltage Protection

Regardless of the VR being enabled or not, the ISL6334B, ISL6334C overvoltage protection (OVP) circuit will be active after its POR. The OVP thresholds are different under different operation conditions. When VR is not enabled and during the soft-start intervals t_{D1} , t_{D2} and t_{D3} , the OVP threshold is 1.273V. Once the controller detects valid VID input, the OVP trip point will be changed to DAC plus 175mV.

Two actions are taken by ISL6334B, ISL6334C to protect the microprocessor load when an overvoltage condition occurs.

At the inception of an overvoltage event, all PWM outputs are commanded low instantly (less than 20ns). This causes the Intersil drivers to turn on the lower MOSFETs and pull the output voltage below a level to avoid damaging the load. When the VDIFF voltage falls below the DAC plus 75mV, PWM signals enter a high-impedance state. The Intersil drivers respond to the high-impedance input by turning off both upper

and lower MOSFETs. If the overvoltage condition reoccurs, ISL6334B, ISL6334C will again command the lower MOSFETs to turn on. ISL6334B, ISL6334C will continue to protect the load in this fashion as long as the overvoltage condition occurs.

Once an overvoltage condition is detected, normal PWM operation ceases until ISL6334B, ISL6334C is reset. Cycling the voltage on EN_PWR, EN_VTT or VCC below the POR-falling threshold will reset the controller. Cycling the VID codes will not reset the controller.

Overcurrent Protection

ISL6334B, ISL6334C has two levels of overcurrent protection. Each phase is protected from a sustained overcurrent condition by limiting its peak current, while the combined phase currents are protected on an instantaneous basis.

In instantaneous protection mode, ISL6334B, ISL6334C utilizes the sensed average current I_{AVG} to detect an overcurrent condition. See "Channel-Current Balance" on page 15 for more details on how the average current is measured. The average current is continually compared with a constant $105\mu A$ reference current, as shown in Figure 10. Once the average current exceeds the reference current, a comparator triggers the converter to shutdown.

The current out of IMON pin is equal to the sensed average current I_{AVG} . With a resistor from IMON to GND, the voltage at IMON will be proportional to the sensed average current and the resistor value. The ISL6334B, ISL6334C continuously monitors the voltage at IMON pin. If the voltage at IMON pin is higher than $1.11V$, a comparator triggers the overcurrent shutdown. By increasing the resistor between IMON and GND, the overcurrent protection threshold can be adjusted to be less than $105\mu A$. For example, the overcurrent threshold for the sensed average current I_{AVG} can be set to $95\mu A$ by using a $11.8k\Omega$ resistor from IMON to GND.




FIGURE 11. OVERCURRENT BEHAVIOR IN HICCUP MODE.
 $F_{SW} = 500kHz$

At the beginning of overcurrent shutdown, the controller places all PWM signals in a high-impedance state within 20ns, commanding the Intersil MOSFET driver ICs to turn off

both upper and lower MOSFETs. The system remains in this state a period of 4096 switching cycles. If the controller is still enabled at the end of this wait period, it will attempt a soft-start. If the fault remains, the trip-retry cycles will continue indefinitely (as shown in Figure 11) until either controller is disabled or the fault is cleared. Note that the energy delivered during trip-retry cycling is much less than during full-load operation, so there is no thermal hazard during this kind of operation.

For the individual channel overcurrent protection, ISL6334B, ISL6334C continuously compares the sensed current signal of each channel with the $129\mu A$ reference current. If one channel current exceeds the reference current, ISL6334B, ISL6334C will pull PWM signal of this channel to low for the rest of the switching cycle. This PWM signal can be turned on next cycle if the sensed channel current is less than the $129\mu A$ reference current. The peak current limit of individual channel will not trigger the converter to shutdown.

Thermal Monitoring (VR_HOT)

VR_HOT is a thermal signal to indicate the temperature status of the voltage regulator and valid only after the controller is enabled. The VR_HOT pin is an open-drain output, and an external pull-up resistor is required.

The VR_HOT signal can be used to inform the system that the temperature of the voltage regulator is too high and the CPU should reduce its power consumption. The VR_HOT signal may be tied to the CPU's PROC_HOT signal.




FIGURE 12. BLOCK DIAGRAM OF THERMAL MONITORING FUNCTION

The diagram of thermal monitoring function block is shown in Figure 12. One NTC resistor should be placed close to the power stage of the voltage regulator to sense the operational temperature, and one pull-up resistor is needed to form the voltage divider for the TM pin. As the temperature of the power stage increases, the resistance of the NTC will reduce, resulting in the reduced voltage at the TM pin. Figure 13 shows the TM voltage over the temperature for a typical design with a recommended $6.8k\Omega$ NTC (P/N: NTHS0805N02N6801 from Vishay) and $1k\Omega$ resistor $RTM1$.




FIGURE 13. THE RATIO OF TM VOLTAGE TO NTC TEMPERATURE WITH RECOMMENDED PARTS

We recommend using those resistors for the accurate temperature compensation.

There is a comparator with hysteresis to compare the TM pin voltage to the fixed threshold for the VR_HOT signal. The VR_HOT signal is set to high when the TM voltage goes below 33.3% of VCC voltage, and is pulled to GND when the TM voltage goes back to above 39.1% of VCC voltage. Figure 14 shows the operation of those signals.




FIGURE 14. VR_HOT SIGNAL vs TM VOLTAGE

Based on the NTC temperature characteristics and the desired threshold of the VR_HOT signal, the pull-up resistor R_{TM1} of TM pin is given by Equation 18:

$$R_{TM1} = 2.75 \times R_{NTC(T3)} \quad (\text{EQ. 18})$$

R_{NTC(T3)} is the NTC resistance at the VR_HOT threshold temperature T3.

The NTC resistance at the set point T2 can be calculated as shown in Equations 19:

$$R_{NTC(T2)} = 1.267 \times R_{NTC(T3)} \quad (\text{EQ. 19})$$

With the NTC resistance value obtained from Equations 18 and 19, the temperature value T3 and T2 can be found from the NTC datasheet.

Temperature Compensation

The ISL6334B, ISL6334C supports inductor DCR sensing, or resistive sensing techniques. The inductor DCR has a positive temperature coefficient, which is about +0.385%/°C. Since the voltage across inductor is sensed for the output current information, the sensed current has the same positive temperature coefficient as the inductor DCR.

In order to obtain the correct current information, there should be a way to correct the temperature impact on the current sense component. ISL6334B, ISL6334C provides two methods: integrated temperature compensation and external temperature compensation.

Integrated Temperature Compensation

When the TCOMP voltage is equal or greater than VCC/15, ISL6334B, ISL6334C will utilize the voltage at TM and TCOMP pins to compensate the temperature impact on the sensed current. The block diagram of this function is shown in Figure 15.




FIGURE 15. BLOCK DIAGRAM OF INTEGRATED TEMPERATURE COMPENSATION

When the TM NTC is placed close to the current sense component (inductor), the temperature of the NTC will track the temperature of the current sense component. Therefore the TM voltage can be utilized to obtain the temperature of the current sense component.

Based on VCC voltage, ISL6334B, ISL6334C converts the TM pin voltage to a 6-bit TM digital signal for temperature compensation. With the non-linear A/D converter of ISL6334B, ISL6334C, the TM digital signal is linearly proportional to the NTC temperature. For accurate temperature compensation, the ratio of the TM voltage to the NTC temperature of the practical design should be similar to that in Figure 13.

Depending on the location of the NTC and the airflow, the NTC may be cooler or hotter than the current sense component. The TCOMP pin voltage can be utilized to correct the temperature difference between NTC and the current sense component. When a different NTC type or different voltage divider is used for the TM function, the TCOMP voltage can also be used to compensate for the difference between the recommended TM voltage curve in Figure 14 and that of the actual design. According to the VCC voltage, ISL6334B, ISL6334C converts the TCOMP pin voltage to a 4-bit TCOMP digital signal as TCOMP factor N.

The TCOMP factor N is an integer between 0 and 15. The integrated temperature compensation function is disabled for N = 0. For N = 4, the NTC temperature is equal to the temperature of the current sense component. For N < 4, the NTC is hotter than the current sense component. The NTC is cooler than the current sense component for N > 4. When N > 4, the larger TCOMP factor N, the larger the difference between the NTC temperature and the temperature of the current sense component.

ISL6334B, ISL6334C multiplexes the TCOMP factor N with the TM digital signal to obtain the adjustment gain to compensate the temperature impact on the sensed channel current. The compensated channel current signal is used for droop and overcurrent protection functions.

Design Procedure

1. Properly choose the voltage divider for the TM pin to match the TM voltage vs temperature curve with the recommended curve in Figure 13.
2. Run the actual board under the full load and the desired cooling condition.
3. After the board reaches the thermal steady state, record the temperature (T_{CSC}) of the current sense component (inductor or MOSFET) and the voltage at TM and VCC pins.
4. Use Equation 20 to calculate the resistance of the TM NTC, and find out the corresponding NTC temperature T_{NTC} from the NTC datasheet.

$$R_{NTC}(T_{NTC}) = \frac{V_{TM} \times R_{TM1}}{V_{CC} - V_{TM}} \quad (\text{EQ. 20})$$

5. Use Equation 21 to calculate the TCOMP factor N:

$$N = \frac{209 \times (T_{CSC} - T_{NTC})}{3 \times T_{NTC} + 400} + 4 \quad (\text{EQ. 21})$$

6. Choose an integral number close to the above result for the TCOMP factor. If this factor is higher than 15, use N = 15. If it is less than 1, use N = 1.
7. Choose the pull-up resistor R_{TC1} (typical 10k Ω);
8. If N = 15, one does not need the pull-down resistor R_{TC2} . If otherwise, obtain R_{TC2} using Equation 22:

$$R_{TC2} = \frac{N \times R_{TC1}}{15 - N} \quad (\text{EQ. 22})$$

9. Run the actual board under full load again with the proper resistors connected to the TCOMP pin.
10. Record the output voltage as V1 immediately after the output voltage is stable with the full load. Record the output voltage as V2 after the VR reaches the thermal steady state.
11. If the output voltage increases over 2mV as the temperature increases, i.e. $V2 - V1 > 2\text{mV}$, reduce N and redesign R_{TC2} ; if the output voltage decreases over 2mV as the temperature increases, i.e. $V1 - V2 > 2\text{mV}$, increase N and redesign R_{TC2} .

External Temperature Compensation

By pulling the TCOMP pin to GND, the integrated temperature compensation function is disabled. In addition, one external temperature compensation network, shown in Figure 16, can be used to cancel the temperature impact on the droop (i.e., load line).




FIGURE 16. EXTERNAL TEMPERATURE COMPENSATION

The sensed current will flow out of the FB pin and develop a droop voltage across the resistor equivalent (R_{FB}) between the FB and VDIFF pins. If R_{FB} resistance reduces as the temperature increases, the temperature impact on the droop can be compensated. An NTC resistor can be placed close to the power stage and used to form R_{FB} . Due to the non-linear temperature characteristics of the NTC, a resistor network is needed to make the equivalent resistance between the FB and VDIFF pins reverse proportional to the temperature.

The external temperature compensation network can only compensate the temperature impact on the droop, while it has no impact to the sensed current inside ISL6334B, ISL6334C. Therefore, this network cannot compensate for the temperature impact on the overcurrent protection function.

General Design Guide

This design guide is intended to provide a high-level explanation of the steps necessary to create a multiphase power converter. It is assumed that the reader is familiar with many of the basic skills and techniques referenced in the following. In addition to this guide, Intersil provides complete reference designs, which include schematics, bills of materials, and example board layouts for all common microprocessor applications.

Power Stages

The first step in designing a multiphase converter is to determine the number of phases. This determination depends heavily upon the cost analysis, which in turn depends on system constraints that differ from one design to the next. Principally, the designer will be concerned with whether components can be mounted on both sides of the circuit board; whether through-hole components are permitted; and the total board space available for power supply circuitry. Generally speaking, the most economical solutions are those in which each phase handles between 15A and 25A. All surface-mount designs will tend toward the lower end of this current range. If through-hole MOSFETs and inductors can be used, higher per-phase currents are possible. In cases where board space is the limiting constraint, current can be pushed as high as 40A per phase, but these designs require heat sinks and forced air to cool the MOSFETs, inductors and heat-dissipating surfaces.

MOSFETs

The choice of MOSFETs depends on the current each MOSFET will be required to conduct; the switching frequency; the capability of the MOSFETs to dissipate heat; and the availability and nature of heat sinking and air flow.

LOWER MOSFET POWER CALCULATION

The calculation for heat dissipated in the lower MOSFET is simple, since virtually all of the heat loss in the lower MOSFET is due to current conducted through the channel resistance ($r_{DS(ON)}$). In Equation 23, I_M is the maximum continuous output current; I_{P-P} is the peak-to-peak inductor current (see Equation 1); d is the duty cycle (V_{OUT}/V_{IN}); and L is the per-channel inductance.

$$P_{LOW,1} = r_{DS(ON)} \left[\left(\frac{I_M}{N} \right)^2 (1-d) + \frac{I_{L,P-P}^2 (1-d)}{12} \right] \quad (\text{EQ. 23})$$

An additional term can be added to the lower-MOSFET loss equation to account for additional loss accrued during the dead time when inductor current is flowing through the lower-MOSFET body diode. This term is dependent on the diode forward voltage at I_M , $V_{D(ON)}$; the switching frequency, F_{SW} ; and the length of dead times, t_{d1} and t_{d2} , at the beginning and the end of the lower-MOSFET conduction interval respectively.

$$P_{LOW,2} = V_{D(ON)} F_{SW} \left[\left(\frac{I_M}{N} + \frac{I_{P-P}}{2} \right) t_{d1} + \left(\frac{I_M}{N} - \frac{I_{P-P}}{2} \right) t_{d2} \right] \quad (\text{EQ. 24})$$

Thus the total maximum power dissipated in each lower MOSFET is approximated by the summation of $P_{LOW,1}$ and $P_{LOW,2}$.

Upper MOSFET Power Calculation

In addition to $r_{DS(ON)}$ losses, a large portion of the upper-MOSFET losses are due to currents conducted across the input voltage (V_{IN}) during switching. Since a substantially higher portion of the upper-MOSFET losses are dependent on switching frequency, the power calculation is more complex.

Upper MOSFET losses can be divided into separate components involving the upper-MOSFET switching times; the lower-MOSFET body-diode reverse-recovery charge, Q_{rr} ; and the upper MOSFET $r_{DS(ON)}$ conduction loss.

When the upper MOSFET turns off, the lower MOSFET does not conduct any portion of the inductor current until the voltage at the phase node falls below ground. Once the lower MOSFET begins conducting, the current in the upper MOSFET falls to zero as the current in the lower MOSFET ramps up to assume the full inductor current. In Equation 25, the required time for this commutation is t_1 and the approximated associated power loss is $P_{UP,1}$.

$$P_{UP,1} \approx V_{IN} \left(\frac{I_M}{N} + \frac{I_{P-P}}{2} \right) \left(\frac{t_1}{2} \right) f_S \quad (\text{EQ. 25})$$

At turn on, the upper MOSFET begins to conduct and this transition occurs over a time t_2 . In Equation 26, the approximate power loss is $P_{UP,2}$.

$$P_{UP,2} \approx V_{IN} \left(\frac{I_M}{N} - \frac{I_{P-P}}{2} \right) \left(\frac{t_2}{2} \right) f_S \quad (\text{EQ. 26})$$

A third component involves the lower MOSFET's reverse-recovery charge, Q_{rr} . Since the inductor current has fully commutated to the upper MOSFET before the lower-MOSFET's body diode can draw all of Q_{rr} , it is conducted through the upper MOSFET across V_{IN} . The power dissipated as a result is $P_{UP,3}$ and is approximated in Equation 27:

$$P_{UP,3} = V_{IN} Q_{rr} f_S \quad (\text{EQ. 27})$$

Finally, the resistive part of the upper MOSFET's is given in Equation 28 as $P_{UP,4}$.

The total power dissipated by the upper MOSFET at full load can now be approximated as the summation of the results from Equations 25, 26, and 27. Since the power equations depend on MOSFET parameters, choosing the correct MOSFETs can be an iterative process involving repetitive solutions to the loss equations for different MOSFETs and different switching frequencies, as shown in Equation 28.

$$P_{UP,4} \approx r_{DS(ON)} \left[\left(\frac{I_M}{N} \right)^2 d + \frac{I_{P-P}^2}{12} d \right] \quad (\text{EQ. 28})$$

Current Sensing Resistor

The resistors connected to the ISEN+ pins determine the gains in the load-line regulation loop and the channel-current balance loop as well as setting the overcurrent trip point. Select values for these resistors by using Equation 29:

$$R_{ISEN} = \frac{R_X}{105 \times 10^{-6}} \frac{I_{OCP}}{N} \quad (\text{EQ. 29})$$

where R_{ISEN} is the sense resistor connected to the ISEN+ pin, N is the active channel number, R_X is the resistance of the current sense element, either the DCR of the inductor or R_{SENSE} depending on the sensing method, and I_{OCP} is the desired overcurrent trip point. Typically, I_{OCP} can be chosen

to be 1.2x the maximum load current of the specific application.

With integrated temperature compensation, the sensed current signal is independent on the operational temperature of the power stage, i.e. the temperature effect on the current sense element R_X is cancelled by the integrated temperature compensation function. R_X in Equation 29 should be the resistance of the current sense element at the room temperature.

When the integrated temperature compensation function is disabled by pulling the TCOMP pin to GND, the sensed current will be dependent on the operational temperature of the power stage, since the DC resistance of the current sense element may be changed according to the operational temperature. R_X in Equation 29 should be the maximum DC resistance of the current sense element at the all operational temperature.

In certain circumstances, it may be necessary to adjust the value of one or more ISEN resistors. When the components of one or more channels are inhibited from effectively dissipating their heat so that the affected channels run hotter than desired, choose new, smaller values of RISEN for the affected phases (see the section entitled "Channel-Current Balance" on page 15). Choose $R_{ISEN,2}$ in proportion to the desired decrease in temperature rise in order to cause proportionally less current to flow in the hotter phase, as shown in Equation 30:

$$R_{ISEN,2} = R_{ISEN} \frac{\Delta T_2}{\Delta T_1} \quad (\text{EQ. 30})$$

In Equation 30, make sure that ΔT_2 is the desired temperature rise above the ambient temperature, and ΔT_1 is the measured temperature rise above the ambient temperature. While a single adjustment according to Equation 30 is usually sufficient, it may occasionally be necessary to adjust R_{ISEN} two or more times to achieve optimal thermal balance between all channels.

Load-Line Regulation Resistor

The load-line regulation resistor is labelled R_{FB} in Figure 6. Its value depends on the desired loadline requirement of the application.

The desired loadline can be calculated using Equation 31:

$$R_{LL} = \frac{V_{DROOP}}{I_{FL}} \quad (\text{EQ. 31})$$

where I_{FL} is the full load current of the specific application, and V_{DROOP} is the desired voltage droop under the full load condition.

Based on the desired loadline R_{LL} , the loadline regulation resistor can be calculated using Equation 32:

$$R_{FB} = \frac{N R_{ISEN} R_{LL}}{R_X} \quad (\text{EQ. 32})$$

where N is the active channel number, R_{ISEN} is the sense resistor connected to the ISEN+ pin, and R_X is the resistance of the current sense element, either the DCR of the inductor or R_{SENSE} depending on the sensing method.

If one or more of the current sense resistors are adjusted for thermal balance (as in Equation 30), the load-line regulation resistor should be selected based on the average value of the current sensing resistors, as given in Equation 33:

$$R_{FB} = \frac{R_{LL}}{R_X} \sum_n R_{ISEN(n)} \quad (\text{EQ. 33})$$

where $R_{ISEN(n)}$ is the current sensing resistor connected to the n^{th} ISEN+ pin.

Compensation

The two opposing goals of compensating the voltage regulator are stability and speed. Depending on whether the regulator employs the optional load-line regulation as described in Load-Line Regulation, there are two distinct methods for achieving these goals.

COMPENSATING LOAD-LINE REGULATED CONVERTER

The load-line regulated converter behaves in a similar manner to a peak-current mode controller because the two poles at the output-filter L-C resonant frequency split with the introduction of current information into the control loop. The final location of these poles is determined by the system function, the gain of the current signal, and the value of the compensation components, R_C and C_C .

Since the system poles and zero are affected by the values of the components that are meant to compensate them, the solution to the system equation becomes fairly complicated. Fortunately there is a simple approximation that comes very close to an optimal solution. Treating the system as though it were a voltage-mode regulator by compensating the L-C poles and the ESR zero of the voltage-mode approximation yields a solution that is always stable with very close to ideal transient performance.




FIGURE 17. COMPENSATION CONFIGURATION FOR LOAD-LINE REGULATED ISL6334B, ISL6334C CIRCUIT

The feedback resistor, R_{FB} , has already been chosen as outlined in “Load-Line Regulation Resistor” on page 26. Select a target bandwidth for the compensated system, f_0 . The target bandwidth must be large enough to assure adequate transient performance, but smaller than 1/3 of the per-channel switching frequency. The values of the compensation components depend on the relationships of f_0 to the L-C pole frequency and the ESR zero frequency. For each of the three cases which follow, there is a separate set of equations for the compensation components.

Case 1: $\frac{1}{2\pi\sqrt{LC}} > f_0$

$$R_C = R_{FB} \frac{2\pi f_0 V_{P-P} \sqrt{LC}}{0.75 V_{IN}}$$

$$C_C = \frac{0.75 V_{IN}}{2\pi V_{PP} R_{FB} f_0}$$

Case 2: $\frac{1}{2\pi\sqrt{LC}} \leq f_0 < \frac{1}{2\pi C(ESR)}$

$$R_C = R_{FB} \frac{V_{P-P} (2\pi)^2 f_0^2 LC}{0.75 V_{IN}} \quad (\text{EQ. 34})$$

$$C_C = \frac{0.75 V_{IN}}{(2\pi)^2 f_0^2 V_{PP} R_{FB} \sqrt{LC}}$$

Case 3: $f_0 > \frac{1}{2\pi C(ESR)}$

$$R_C = R_{FB} \frac{2\pi f_0 V_{P-P} L}{0.75 V_{IN}(ESR)}$$

$$C_C = \frac{0.75 V_{IN}(ESR) \sqrt{C}}{2\pi V_{PP} R_{FB} f_0 \sqrt{L}}$$

In Equation 34, L is the per-channel filter inductance divided by the number of active channels; C is the sum total of all output capacitors; ESR is the equivalent-series resistance of the bulk output-filter capacitance; and V_{PP} is the sawtooth amplitude described in the “Electrical Specifications” table beginning on page 8.

The optional capacitor C_2 , is sometimes needed to bypass noise away from the PWM comparator. Keep a position available for C_2 , and be prepared to install a high-frequency capacitor of between 10pF and 100pF in case any leading-edge jitter problem is noted.

Once selected, the compensation values in Equation 34 assure a stable converter with reasonable transient performance. In most cases, transient performance can be improved by making adjustments to R_C . Slowly increase the value of R_C while observing the transient performance on an oscilloscope until no further improvement is noted. Normally, C_C will not need adjustment. Keep the value of C_C from Equation 34 unless some performance issue is noted.

Output Filter Design

The output inductors and the output capacitor bank together to form a low-pass filter responsible for smoothing the pulsating voltage at the phase nodes. The output filter also must provide the transient energy until the regulator can respond. Because it has a low bandwidth compared to the switching frequency, the output filter necessarily limits the system transient response. The output capacitor must supply or sink load current while the current in the output inductors increases or decreases to meet the demand.

In high-speed converters, the output capacitor bank is usually the most costly (and often the largest) part of the circuit. Output filter design begins with minimizing the cost of this part of the circuit. The critical load parameters in choosing the output capacitors are the maximum size of the load step, ΔI ; the load-current slew rate, di/dt ; and the maximum allowable output-voltage deviation under transient loading, ΔV_{MAX} . Capacitors are characterized according to their capacitance, ESR, and ESL (equivalent series inductance).

At the beginning of the load transient, the output capacitors supply all of the transient current. The output voltage will initially deviate by an amount approximated by the voltage drop across the ESL. As the load current increases, the voltage drop across the ESR increases linearly until the load current reaches its final value. The capacitors selected must have sufficiently low ESL and ESR so that the total output-voltage deviation is less than the allowable maximum. Neglecting the contribution of inductor current and regulator response, the output voltage initially deviates by an amount, as shown in Equation 35:

$$\Delta V \approx (ESL) \frac{di}{dt} + (ESR) \Delta I \quad (\text{EQ. 35})$$

The filter capacitor must have sufficiently low ESL and ESR so that $\Delta V < \Delta V_{MAX}$.

Most capacitor solutions rely on a mixture of high-frequency capacitors with relatively low capacitance in combination with bulk capacitors having high capacitance but limited high-frequency performance. Minimizing the ESL of the high-frequency capacitors allows them to support the output voltage as the current increases. Minimizing the ESR of the bulk capacitors allows them to supply the increased current with less output voltage deviation.

The ESR of the bulk capacitors also creates the majority of the output-voltage ripple. As the bulk capacitors sink and source the inductor AC ripple current (see “Interleaving” on page 12 and Equation 2), a voltage develops across the bulk-capacitor ESR equal to $I_{C,PP}(ESR)$. Thus, once the output capacitors are selected, the maximum allowable ripple voltage, $V_{PP(MAX)}$, determines the lower limit on the inductance, as shown in Equation 36.

$$L \geq ESR \cdot \frac{(V_{IN} - NV_{OUT}) \cdot V_{OUT}}{f_S \cdot V_{IN} \cdot V_{P-P(MAX)}} \quad (\text{EQ. 36})$$

Since the capacitors are supplying a decreasing portion of the load current while the regulator recovers from the transient, the capacitor voltage becomes slightly depleted. The output inductors must be capable of assuming the entire load current before the output voltage decreases more than ΔV_{MAX} . This places an upper limit on inductance.

Equation 37 gives the upper limit on L for the cases when the trailing edge of the current transient causes a greater output-voltage deviation than the leading edge. Equation 38 addresses the leading edge. Normally, the trailing edge dictates the selection of L because duty cycles are usually less than 50%. Nevertheless, both inequalities should be evaluated, and L should be selected based on the lower of the two results. In each equation, L is the per-channel inductance, C is the total output capacitance, and N is the number of active channels.

$$L \leq \frac{2 \cdot N \cdot C \cdot V_O}{(\Delta I)^2} \left[\Delta V_{MAX} - \Delta I \cdot ESR \right] \quad (\text{EQ. 37})$$

$$L \leq \frac{1.25 \cdot N \cdot C}{(\Delta I)^2} \left[\Delta V_{MAX} - \Delta I \cdot ESR \right] (V_{IN} - V_O) \quad (\text{EQ. 38})$$

Switching Frequency Selection

There are a number of variables to consider when choosing the switching frequency, as there are considerable effects on the upper-MOSFET loss calculation. These effects are outlined in "MOSFETs" on page 25, and they establish the upper limit for the switching frequency. The lower limit is established by the requirement for fast transient response and small output-voltage ripple as outlined in "Output Filter Design" on page 27. Choose the lowest switching frequency that allows the regulator to meet the transient-response requirements.

Input Capacitor Selection

The input capacitors are responsible for sourcing the AC component of the input current flowing into the upper MOSFETs. Their RMS current capacity must be sufficient to handle the AC component of the current drawn by the upper MOSFETs which is related to duty cycle and the number of active phases.




FIGURE 18. NORMALIZED INPUT-CAPACITOR RMS CURRENT vs DUTY CYCLE FOR 2-PHASE CONVERTER




FIGURE 19. NORMALIZED INPUT-CAPACITOR RMS CURRENT vs DUTY CYCLE FOR 3-PHASE CONVERTER

For a 2-phase design, use Figure 18 to determine the input capacitor RMS current requirement given the duty cycle, maximum sustained output current (I_O), and the ratio of the per-phase peak-to-peak inductor current ($I_{L(P-P)}$) to I_O . Select a bulk capacitor with a ripple current rating which will minimize the total number of input capacitors required to support the RMS current calculated. The voltage rating of the capacitors should also be at least 1.25x greater than the maximum input voltage.

Figures 19 and 20 provide the same input RMS current information for 3- and 4-phase designs respectively. Use the same approach to selecting the bulk capacitor type and number as previously described.

Low capacitance, high-frequency ceramic capacitors are needed in addition to the bulk capacitors to suppress leading and falling edge voltage spikes. The result from the high current slew rates produced by the upper MOSFETs turn on and off. Select low ESL ceramic capacitors and place one as close as possible to each upper MOSFET drain to minimize board parasitic impedances and maximize suppression.




FIGURE 20. NORMALIZED INPUT-CAPACITOR RMS CURRENT vs DUTY CYCLE FOR 4-PHASE CONVERTER




FIGURE 21. NORMALIZED INPUT-CAPACITOR RMS CURRENT vs DUTY CYCLE FOR SINGLE-PHASE CONVERTER

MULTIPHASE RMS IMPROVEMENT

Figure 21 is provided as a reference to demonstrate the dramatic reductions in input-capacitor RMS current upon the implementation of the multiphase topology. For example, compare the input RMS current requirements of a 2-phase converter versus that of a single phase. Assume both converters have a duty cycle of 0.25, maximum sustained output current of 40A, and a ratio of $I_{L(P-P)}$ to I_O of 0.5. The single phase converter would require $17.3A_{RMS}$ current capacity while the two-phase converter would only require $10.9A_{RMS}$. The advantages become even more pronounced when output current is increased and additional phases are added to keep the component cost down relative to the single phase approach.

Layout Considerations

The following layout strategies are intended to minimize the impact of board parasitic impedances on converter performance and to optimize the heat-dissipating capabilities of the printed-circuit board. These sections highlight some important practices which should not be overlooked during the layout process.

Component Placement

Within the allotted implementation area, orient the switching components first. The switching components are the most critical because they carry large amounts of energy and tend to generate high levels of noise. Switching component placement should take into account power dissipation. Align the output inductors and MOSFETs such that space between the components is minimized while creating the PHASE plane. Place the Intersil MOSFET driver IC as close as possible to the MOSFETs they control to reduce the parasitic impedances due to trace length between critical driver input and output signals. If possible, duplicate the same placement of these components for each phase.

Next, place the input and output capacitors. Position one high-frequency ceramic input capacitor next to each upper MOSFET drain. Place the bulk input capacitors as close to the upper MOSFET drains as dictated by the component size and dimensions. Long distances between input capacitors and MOSFET drains result in too much trace inductance and a reduction in capacitor performance. Locate the output capacitors between the inductors and the load, while keeping them in close proximity to the microprocessor socket.

Voltage-Regulator (VR) Design Materials

The tolerance band calculation (TOB) worksheets for VR output regulation and IMON have been developed using the Root-Sum-Squared (RSS) method with 3 sigma distribution point of the related components and parameters. Note that the "Electrical Specifications" table beginning on page 8 specifies no less than 6 sigma distribution point, not suitable for RSS TOB calculation. Intersil also developed a set of worksheets to support VR design and layout. Contact Intersil's local office or field support for the latest available information.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.

Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com

Package Outline Drawing


L40.6x6

40 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE


Rev 3, 10/06




TOP VIEW




BOTTOM VIEW



TYPICAL RECOMMENDED LAND PATTERN



SIDE VIEW



DETAIL "X"

NOTES:

1. Dimensions are in millimeters.
Dimensions in () for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal ± 0.05
4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.