

STD2NK70Z STD2NK70Z-1

N-channel 700V - 6Ω - 1.6 A - DPAK/IPAK Zener protected SuperMESH™ Power MOSFET

General features

Туре	V _{DSS}	R _{DS(on)}	۱ _D	Pw
STD2NK70Z	700V	7Ω	1.6A	45W
STD2NK70Z-1	700V	7Ω	1.6A	45W

- Extremely high dv/dt capability
- ESD improved capability
- 100% avalanche tested
- New high voltage benchmark
- Gate charge minimized

Description

The SuperMESH[™] series is obtained through an extreme optimization of ST's well established strip-based PowerMESH[™] layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding application. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh[™] products.


Applications

Switching application

Order codes

DPAK	IPAK

Internal schematic diagram



Part number	Marking	Package	Packaging
STD2NK70Z	D2NK70Z	D ² PAK	Tape & reel
STD2NK70Z-1	D2NK70Z	IPAK	Tube

Contents

1	Electrical ratings	3
2	Electrical characteristics	5
	2.1 Electrical characteristics (curves)	7
3	Test circuit	0
4	Package mechanical data 1	1
5	Packaging mechanical data 1	4
6	Revision history1	5



1

Electrical ratings

Table 1.	Absolute maximum ratings
----------	--------------------------

Symbol	Parameter	Value	
V _{DS}	Drain-source voltage (V _{GS} = 0)	700	V
V _{DGR}	Drain-gate voltage ($R_{GS} = 20 \text{ k}\Omega$)	700	V
V _{GS}	Gate- source voltage	± 30	V
I _D	Drain current (continuous) at T _C = 25°C	1.6	А
I _D	Drain current (continuous) at T _C = 100°C	1	А
I _{DM} ⁽¹⁾	Drain current (pulsed)	6.4	А
P _{tot}	Total dissipation at $T_{C} = 25^{\circ}C$	45	W
	Derating factor	0.36	W/°C
V _{ESD(G-S)}	Gate source ESD (HBM-C = 100pF, R = 1.5 K Ω)	2000	V
dv/dt ⁽²⁾	Peak diode recovery voltage slope	4.5	V/ns
T _{stg}	Storage temperature	55 to 150	°C
Тj	Max. operating junction temperature	55 to 150	

1. Pulse width limited by safe operating area.

2. $I_{SD} \leq .6A$, di/dt 200A/µs, $V_{DD} \leq V_{(BR)DSS}$, $Tj \leq T_{JMAX}$

	Table	2.	Thermal	data
--	-------	----	---------	------

Rthj-case	Thermal resistance junction-case max	2.78	°C/W
Rthj-amb	Thermal resistance junction-ambient max	100	°C/W
TJ	Maximum lead temperature for soldering purpose	300	°C

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AS}	Avalanche current, repetitive or not-repetitive (pulse width limited by Tj Max)	1.6	А
E _{AS}	Single pulse avalanche energy (starting Tj=25°C, Id=Iar, Vdd=50V)	110	mJ



Symbol	Parameter	Test Condition	Min.	Тур.	Max	Unit
BV _{GSO}	Gate-source breakdown voltage	Igs=±1mA (open drain)	30			Α

Table 4. Gate-source zener diode

1.1 Protection features of gate-to-source zener diodes

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.



2 Electrical characteristics

(T_{CASE}=25°C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1mA, V _{GS} = 0	700			V
I _{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	V _{DS} = Max rating, V _{DS} = Max rating @125°C			1 50	μA μA
I _{GSS}	Gate body leakage current (V _{DS} = 0)	$V_{GS} = \pm 20V$			±10	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 50 \mu A$	3	3.75	4.5	V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10V, I _D = 0.8A		6	7	Ω

Table 5. On/off states

Table 6. Dynamic

	Bynamio					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
g _{fs} ⁽¹⁾	Forward transconductance	V _{DS} =15V, I _D = 0.8A		1.4		S
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	V _{DS} =25V, f=1 MHz, V _{GS} =0		280 35 6.5		pF pF pF
C _{oss eq} ⁽²⁾ .	Equivalent output capacitance	V_{GS} =0, V_{DS} =0V to 560V		17		pF
t _{d(on)} t _r t _{d(off)} t _f	Turn-on delay time Rise time Turn-off delay time Fall time	V_{DD} =350 V, I _D = 0.8A, R _G =4.7Ω, V _{GS} =10V (see Figure 14)		7 17 20 35		ns ns ns ns
Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	V_{DD} =560V, I_D = 0.8A V_{GS} =10V (see Figure 15)		11.4 2 6.8		nC nC nC

1. Pulsed: pulse duration=300µs, duty cycle 1.5%

2. $C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}



Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
I _{SD}	Source-drain current				1.6	А
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)				6.4	А
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} =1.6A, V _{GS} =0			1.6	V
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I _{SD} =1.6A, di/dt = 100A/μs, V _{DD} =50V, Tj=25°C (see Figure 16)		334 918 5.5		ns μC Α
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I _{SD} =1.6A, di/dt = 100A/μs, V _{DD} = 50V, Tj=150°C (see Figure 16)		350 1050 6		ns μC Α

Table 7.Source drain diode


1. Pulse width limited by safe operating area

2. Pulsed: pulse duration=300µs, duty cycle 1.5%





2.1 Electrical characteristics (curves)

Figure 1. Safe operating area









Thermal impedance

Figure 2.

К




Figure 5. Transconductance




Figure 6. Static drain-source on resistance






Figure 7. Gate charge vs gate-source voltage Figure 8. Capacitance variations




Figure 9. Normalized gate threshold voltage vs temperature




Figure 11. Source-drain diode forward characteristics




Figure 10. Normalized on resistance vs temperature






Figure 12. Normalized B_{VDSS} vs temperature





3 Test circuit

Figure 14. Switching times test circuit for resistive load





Figure 16. Test circuit for inductive load switching and diode recovery times









Figure 15. Gate charge test circuit







Figure 19. Switching time waveform




4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com



DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A3	0.7		1.3	0.027		0.051
В	0.64		0.9	0.025		0.031
B2	5.2		5.4	0.204		0.212
B3			0.85			0.033
B5		0.3			0.012	
B6			0.95			0.037
С	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
E	6.4		6.6	0.252		0.260
G	4.4		4.6	0.173		0.181
Н	15.9		16.3	0.626		0.641
L	9		9.4	0.354		0.370
L1	0.8		1.2	0.031		0.047

TO-251 (IPAK) MECHANICAL DATA






DIM.	mm.			inch		
DIM.	MIN.	ТҮР	MAX.	MIN.	TYP.	МАХ
А	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.04
A2	0.03		0.23	0.001		0.00
В	0.64		0.9	0.025		0.03
b4	5.2		5.4	0.204		0.21
С	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.02
D	6		6.2	0.236		0.24
D1		5.1			0.200	
E	6.4		6.6	0.252		0.26
E1		4.7			0.185	
е		2.28			0.090	
e1	4.4		4.6	0.173		0.18
Н	9.35		10.1	0.368		0.39
L	1			0.039		
(L1)		2.8			0.110	
L2		0.8			0.031	
L4	0.6		1	0.023		0.03
R V2	0°	0.2	8°	0°	0.008	8°
	H H					




5 Packaging mechanical data



DPAK FOOTPRINT





6 Revision history

Table 8.	Revision	history
----------	----------	---------

Date	Revision	Changes
21-Jan-2005	1	First Release
10-Jun-2005	2	Updated Figure 1: Safe operating area
13-Jul-2006	3	New template, no content change



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

