PO74G112A

DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP
WITH CLEAR AND PRESET

04/19/09

74 Series GHz Logic

FEATURES:

. Patented technology
. Specified From –40°C to 85°C, –40°C to 125°C, and –55°C to 125°C
. Operating frequency up to 750MHz with 15pf load
. VCC Operates from 1.65V to 3.6V
. Propagation delay < 2ns max with 15pf load
. Low input capacitance: 4pf typical
. Latch-Up Performance Exceeds 250 mA Per JESD 17
. ESD Protection Exceeds JESD 22
. 5000-VHuman-BodyModel (A114-A)
. 200-VMachineModel (A115-A)
. Available in 16pin 150mil wide SOIC package
. Available in 16pin 173mil wide TSSOP package

DESCRIPTION:

Potato Semiconductor's PO74G112A is designed for world top performance using submicron CMOS technology to achieve 750MHz TTL /CMOS output frequency with less than 2ns propagation delay. This dual negative-edge-triggered J-K flip-flop is designed for 1.65-V to 3.6-V V_{CC} operation.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of these devices as translators in a mixed 3.3V/5V system environment.

Pin Configuration



Logic Block Diagram



Pin Description

INPUTS					OUTPUTS	
$\overline{PRE}$	$\overline{CLR}$	CLK	J	K	Q	$\overline{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H	H
H	H	↓	L	L	Q_0	$\overline{Q}_0$
H	H	↓	H	L	H	L
H	H	↓	L	H	L	H
H	H	↓	H	H	Toggle	
H	H	H	X	X	Q_0	$\overline{Q}_0$

Copyright © Potato Semiconductor Corporation

Maximum Ratings

Description	Max	Unit
Storage Temperature	-65 to 150	°C
Operation Temperature	-55 to 125	°C
Operation Voltage	-0.5 to +4.6	V
Input Voltage	-0.5 to +5.5	V
Output Voltage	-0.5 to Vcc+0.5	V

Note:
stresses greater than listed under Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability specification is not implied.

DC Electrical Characteristics

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
V_{OH}	Output High voltage	Vcc=3V Vin=VIH or VIL, IOH= -12mA	2.4	3	-	V
V_{OL}	Output Low voltage	Vcc=3V Vin=VIH or VIL, IOH=12mA	-	0.3	0.5	V
V_{IH}	Input High voltage	Guaranteed Logic HIGH Level (Input Pin)	2	-	5.5	V
V_{IL}	Input Low voltage	Guaranteed Logic LOW Level (Input Pin)	-0.5	-	0.8	V
I_{IH}	Input High current	Vcc = 3.6V and Vin = 5.5V	-	-	1	uA
I_{IL}	Input Low current	Vcc = 3.6V and Vin = 0V	-	-	-1	uA
V_{IK}	Clamp diode voltage	Vcc = Min. And I_{IN} = -18mA	-	-0.7	-1.2	V

Notes:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 3.3V, 25 °C ambient.
3. This parameter is guaranteed but not tested.
4. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
5. VoH = Vcc – 0.6V at rated current

Copyright © Potato Semiconductor Corporation

Power Supply Characteristics

Symbol	Description	Test Conditions (1)	Min	Typ	Max	Unit
I_{CCQ}	Quiescent Power Supply Current	Vcc=Max, Vin=Vcc or GND	-	0.1	40	uA

Notes:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 3.3V, 25°C ambient.
3. This parameter is guaranteed but not tested.
4. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

Capacitance

Parameters (1)	Description	Test Conditions	Typ	Unit
Cin	Input Capacitance	Vin = 0V	4	pF
Cout	Output Capacitance	Vout = 0V	6	pF

Notes:
1 This parameter is determined by device characterization but not production tested.

Switching Characteristics

Symbol	Description	Test Conditions (1)	Max	Min	Unit
tsu	Setup time before CLK↑		-	0.5	ns
th	Hold time, data after CLK↑		-	0.5	ns
t_{PLH}	Propagation Delay CLK to Q	CL = 15pF	2	-	ns
t_{PHL}	Propagation Delay CLK to Q	CL = 15pF	2	-	ns
tr/tf	Rise/Fall Time	0.8V – 2.0V	0.8	-	ns
fmax	Input Frequency	CL=2pF - 15pF	-	750	MHz

Notes:
1. See test circuits and waveforms.
2. t_{PLH}, t_{PHL}, tsu, and th are production tested. All other parameters guaranteed but not production tested.
3. Airflow of 1m/s is recommended for frequencies above 500MHz

Copyright © Potato Semiconductor Corporation

Test Waveforms



Test Circuit



Copyright © Potato Semiconductor Corporation

Packaging Mechanical Drawing: 16 pin SOIC



Packaging Mechanical Drawing: 16 pin TSSOP



Copyright © Potato Semiconductor Corporation

Ordering Information

Ordering Code	Package			Top-Marking	T_A
PO74G112ASU	16-pin SOIC	Tube	Pb-free & Green	PO74G112AS	-40°C to 85°C
PO74G112ASR	16-pin SOIC	Tape and reel	Pb-free & Green	PO74G112AS	-40°C to 85°C
PO74G112ATU	16-pin TSSOP	Tube	Pb-free & Green	PO74G112AT	-40°C to 85°C
PO74G112ATR	16-pin TSSOP	Tape and reel	Pb-free & Green	PO74G112AT	-40°C to 85°C

IC Package Information

PACKAGE CODE	PACKAGE TYPE	TAPE WIDTH (mm)	TAPE PITCH (mm)	PIN 1 LOCATION	TAPE TRAILER LENGTH	QTY PER REEL	TAPE LEADER LENGTH	QTY PER TUBE
S	SOIC 16	16	8	Top Left Corner	39 (12”)	3000	64 (20”)	48
T	TSSOP 16	12	8	Top Left Corner	39 (12”)	3000	64 (20”)	96

Copyright © Potato Semiconductor Corporation