N-Channel Power MOSFET 620 V, 0.98 Ω ,

Features

- Low ON Resistance
- Low Gate Charge
- 100% Avalanche Tested
- These Devices are Pb-Free and RoHS Compliant

ABSOLUTE MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	NDF06N62Z	NDP06N62Z	Unit
Drain-to-Source Voltage	V_{DSS}	620		V
Continuous Drain Current R ₀ JC	I _D	6.0 (Note 1)		Α
Continuous Drain Current $R_{\theta JC}$, $T_A = 100^{\circ}C$	I _D	3.8 (Note 1)		Α
Pulsed Drain Current, V _{GS} @ 10 V	I _{DM}	20 (Note 1)		Α
Power Dissipation $R_{\theta JC}$	P_{D}	31	113	W
Gate-to-Source Voltage	V_{GS}	±3	30	٧
Single Pulse Avalanche Energy, I _D = 6.0 A	E _{AS}	113		mJ
ESD (HBM) (JESD 22-A114)	V _{esd}	3000		V
RMS Isolation Voltage (t = 0.3 sec., R.H. \leq 30%, T_A = 25°C) (Figure 14)	V _{ISO}	4500	-	V
Peak Diode Recovery	dv/dt	4.5 (Note 2)		V/ns
Continuous Source Current (Body Diode)	I _S	6.0		Α
Maximum Temperature for Soldering Leads	TL	260		°C
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 150		°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- 1. Limited by maximum junction temperature
- 2. $I_{SD} = 6.0 \text{ A}$, $di/dt \le 100 \text{ A}/\mu s$, $V_{DD} \le BV_{DSS}$, $T_J = +150 ^{\circ} C$



ON Semiconductor®

http://onsemi.com


V _{DSS}	R _{DS(ON)} (TYP) @ 3 A		
620 V	0.98 Ω		



TO-220FP CASE 221D STYLE 1



TO-220AB CASE 221A STYLE 5



MARKING

= Location Code

Y = Year WW = Work Week G = Pb-Free Package

ORDERING INFORMATION

Device	Package	Shipping
NDF06N62ZG	TO-220FP (Pb-Free)	50 Units/Rail
NDP06N62ZG	TO-220AB (Pb-Free)	50 Units/Rail In Development

THERMAL RESISTANCE

Parameter	Symbol	NDF06N62Z	NDP06N62Z	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	4.0	1.1	°C/W
Junction-to-Ambient Steady State (Note 3)	$R_{\theta JA}$	50	50	

Characteristic	Test Conditions		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						•	•
Drain-to-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	1	BV _{DSS}	620			V
Breakdown Voltage Temperature Coefficient	Reference to 25°C, I _D = 1 mA		$\Delta BV_{DSS}/ \Delta T_{J}$		0.6		V/°C
Drain-to-Source Leakage Current	V _{DS} = 620 V, V _{GS} = 0 V	25°C 125°C	I _{DSS}			1 50	μΑ
Gate-to-Source Forward Leakage	V _{GS} = ±20 V	125 0	I _{GSS}			±10	μΑ
ON CHARACTERISTICS (Note 4)						1	
Static Drain-to-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 3.0 \text{ A}$	A	R _{DS(on)}		0.98	1.2	Ω
Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 100 μ	A	V _{GS(th)}	3.0		4.5	V
Forward Transconductance	V _{DS} = 15 V, I _D = 3.0 A	A	9FS		5.0		S
DYNAMIC CHARACTERISTICS						•	•
Input Capacitance			C _{iss}		923		pF
Output Capacitance	$V_{DS} = 25 \text{ V, } V_{GS} = 0 \text{ V,}$ $f = 1.0 \text{ MHz}$		C _{oss}		106		
Reverse Transfer Capacitance			C _{rss}		23		
Total Gate Charge	$V_{DD} = 310 \text{ V}, I_{D} = 6.0 \text{ A},$ $V_{GS} = 10 \text{ V}$		Q_g		32		nC
Gate-to-Source Charge			Q _{gs}		6.3]
Gate-to-Drain ("Miller") Charge			Q_{gd}		17		
Plateau Voltage			V _{gp}		6.3		V
Gate Resistance			R_g		3.2		Ω
RESISTIVE SWITCHING CHARACTER	ISTICS						
Turn-On Delay Time	V_{DD} = 310 V, I_{D} = 6.0 A, V_{GS} = 10 V, R_{G} = 5 Ω		t _{d(on)}		13		ns
Rise Time			t _r		19		1
Turn-Off Delay Time			t _{d(off)}		32		
Fall Time			t _f		28		
SOURCE-DRAIN DIODE CHARACTER	RISTICS (T _C = 25°C unless oth	erwise not	ed)				
Diode Forward Voltage	I _S = 6.0 A, V _{GS} = 0 V		V_{SD}			1.6	V
Reverse Recovery Time	$V_{GS} = 0 \text{ V}, V_{DD} = 30 \text{ V}$ $I_{S} = 6.0 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$		t _{rr}		338		ns
Reverse Recovery Charge			Q _{rr}		2.0		μС

Insertion mounted
 Pulse Width ≤ 380 μs, Duty Cycle ≤ 2%.

TYPICAL CHARACTERISTICS




Figure 5. On–Resistance Variation with Temperature

Figure 6. BVDSS Variation with Temperature

TYPICAL CHARACTERISTICS




Figure 7. Drain-to-Source Leakage Current vs. Voltage




Figure 8. Capacitance Variation




Figure 9. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge

6

5

4

3

2

0.4

IS, SOURCE CURRENT (A)

 $V_{GS} = 0 V$

 $T_J = 25^{\circ}C$

0.5




V_{SD}, SOURCE-TO-DRAIN VOLTAGE (V)

Figure 11. Diode Forward Voltage vs. Current

0.7

8.0

0.9



 R_{G} , GATE RESISTANCE (Ω)

Figure 10. Resistive Switching Time Variation vs. Gate Resistance




Figure 12. Maximum Rated Forward Biased Safe Operating Area for NDF06N62Z

TYPICAL CHARACTERISTICS




Figure 13. Thermal Impedance for NDF06N62Z




Figure 14. Isolation Test Diagram


Measurement made between leads and heatsink with all leads shorted together.

^{*}For additional mounting information, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


PACKAGE DIMENSIONS


TO-220 FULLPAK CASE 221D-03

ISSUE J



TO-220AB CASE 221A-09 **ISSUE AE**





NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH 221D-01 THRU 221D-02 OBSOLETE, NEW 3. STANDARD 221D-03.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.617	0.635	15.67	16.12
В	0.392	0.419	9.96	10.63
С	0.177	0.193	4.50	4.90
D	0.024	0.039	0.60	1.00
F	0.116	0.129	2.95	3.28
G	0.100	BSC	2.54 BSC	
Н	0.118	0.135	3.00	3.43
J	0.018	0.025	0.45	0.63
K	0.503	0.541	12.78	13.73
L	0.048	0.058	1.23	1.47
N	0.200	BSC	5.08 BSC	
Q	0.122	0.138	3.10	3.50
R	0.099	0.117	2.51	2.96
S	0.092	0.113	2.34	2.87
U	0.239	0.271	6.06	6.88

STYLE 1:

PIN 1. GATE DRAIN 2

- DIMENSIONING AND TOLERANCING PER ANSI
 - CONTROLLING DIMENSION: INCH
- DIMENSION Z DEFINES A ZONE WHERE ALL **BODY AND LEAD IRREGULARITIES ARE** ALLOWED.

	INCHES		MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.405	9.66	10.28
С	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	88.0
F	0.142	0.161	3.61	4.09
G	0.095	0.105	2.42	2.66
Н	0.110	0.155	2.80	3.93
J	0.014	0.025	0.36	0.64
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
٧	0.045		1.15	
Z		0.080		2.04

STYLE 5: PIN 1.

GATE

DRAIN 2.

SOURCE DRAIN

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and war engineer trademarks of semiconductor components industries, Ite (SciLLC) solitate services are injective to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative