## **Document Title**

### 1Mx4 Bit High Speed Static RAM(5.0V Operating). Operated at Commercial and Industrial Temperature Ranges.

## **Revision History**

<u>RevNo.</u>	<u>History</u>			Draft Data	<u>Remark</u>	
Rev. 0.0	Initial release with	Preliminary.			September. 7. 2001	Preliminary
Rev. 0.1	Change Icc. Isb an	id Isb1			November, 3. 2001	Preliminary
	Item	า	Previous	Current	]	
		10ns	90mA	65mA	-	
	ICC(Commercial)	12ns	80mA	55mA	-	
		15ns	70mA	45mA		
		10ns	115mA	85mA	-	
	ICC(Industrial)	12ns	100mA	75mA		
		15ns	85mA	65mA		
	ISB		30mA	20mA	1	
	ISB1		1			
Rev. 0.2	<ol> <li>Correct AC para</li> <li>Delete Low Ver.</li> <li>Delete Data Ret</li> <li>Delete 15ns spe</li> </ol>	ention Characte			November, 3. 2001	Preliminary
	2. Change Icc for I				December, 18. 2001	Preliminary
	Item		Previous	Current	]	
		10ns	85mA	75mA		
	ICC(Industrial)	12ns	75mA	65mA		
Rev. 1.0	1. Final datasheet 2. Delete <u>12ns spe</u> 3. Delete UB,LB re 4. Correct Read C	eed bin. eleated AC chara	July, 09, 2002	Final		
Rev. 2.0	1. Add the Lead Fr	ree Package typ		July. 26, 2004	Final	

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



## 4Mb Async. Fast SRAM Ordering Information

Org.	Part Number	VDD(V)	Speed ( ns )	PKG	Temp. & Power
1M x4	K6R4004C1D-J(K)C(I) 10	5	10	J : 32-SOJ	
1101 X4	K6R4004V1D-J(K)C(I) 08/10	3.3	8/10	K : 32-SOJ(LF)	C : Commercial Temperature Normal Power Range
	K6R4008C1D-J(K,T,U)C(I) 10	5	10	J : 36-SOJ K : 36-SOJ(LF)	I : Industrial Temperature Normal Power Range
512K x8	K6R4008V1D-J(K,T,U)C(I) 08/10	3.3	8/10	T : 44-TSOP2 U : 44-TSOP2(LF)	L : Commercial Temperature Low Power Range
	K6R4016C1D-J(K,T,U,E)C(I) 10	5	10	J : 44-SOJ K : 44-SOJ(LF)	P : Industrial Temperature Low Power Range
256K x16	K6R4016V1D-J(K,T,U,E)C(I,L,P) 08/10	3.3	8/10	T : 44-TSOP2 U : 44-TSOP2(LF) E : 48-TBGA	,_on on of the go



## 1M x 4 Bit High-Speed CMOS Static RAM

### FEATURES

- Fast Access Time 10ns(Max.)
- Low Power Dissipation Standby (TTL) : 20mA(Max.) (CMOS) : 5mA(Max.)
   Operating K6R4004C1D-10 : 65mA(Max.) Single 5.0V±10% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
- No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration

### • Standard Pin Configuration

- K6R4004C1D-J : 32-SOJ-400
  - K6R4004C1D-K : 32-SOJ-400(Lead-Free)

Pre-Charge Circuit

Memory Array

1024 Rows

1024 x 4 Columns

I/O Circuit

Column Select

A16

A18

A15 A17 A19

A12 A14

A11 A13

Ĥ


A10

Operating in Commercial and Industrial Temperature range.

### **GENERAL DESCRIPTION**

The K6R4004C1D is a 4,194,304-bit high-speed Static Random Access Memory organized as 1,048,576 words by 4 bits. The K6R4004C1D uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R4004C1D is packaged in a 400 mil 32-pin plastic SOJ.

### PIN CONFIGURATION(Top View)



### L. .

### **PIN FUNCTION**

Pin Name	Pin Function		
A0 - A19	Address Inputs		
WE	Write Enable		
CS	Chip Select		
ŌE	Output Enable		
I/O1 ~ I/O4	Data Inputs/Outputs		
Vcc	Power(+5.0V)		
Vss	Ground		
N.C	No Connection		



## FUNCTIONAL BLOCK DIAGRAM

Select

Row

Data

Cont

CLK Gen.

Clk Gen.

ŕ۶

Ac

A1

A2

A3.

A4

**A**5

A<sub>6</sub>

A7 A8 A9

I/O1~I/O4

### **ABSOLUTE MAXIMUM RATINGS\***

Param	eter	Symbol	Rating	Unit
Voltage on Any Pin Relative	to Vss	Vin, Vout	-0.5 to Vcc+0.5	V
Voltage on Vcc Supply Rela	tive to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation		PD	1.0	W
Storage Temperature	Storage Temperature		-65 to 150	°C
Operating Temperature	Commercial	Та	0 to 70	°C
	Industrial	Та	-40 to 85	°C

\* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS\*(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	Viн	2.2	-	Vcc+0.5**	V
Input Low Voltage	VIL	-0.5*	-	0.8	V

\* The above parameters are also guaranteed at industrial temperature range.

\*\* VIL(Min) = -2.0V a.c(Pulse Width  $\leq$  8ns) for I  $\leq$  20mA.

\*\*\* VIH(Max) = Vcc + 2.0V a.c (Pulse Width  $\leq$  8ns) for I  $\leq$  20mA.

### DC AND OPERATING CHARACTERISTICS\*(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions			Min	Max	Unit
Input Leakage Current	<b>I</b> LI	VIN=Vss to Vcc			-2	2	μA
Output Leakage Current	Ilo	CS=VIH or OE=VIH or WE=VIL Vout=Vss to Vcc			-2	2	μA
Operating Current	lcc	Min. Cycle, 100% Duty CS=VIL, VIN=VIн or VIL, Iouт=0mA	Com.	10ns	-	65	mA
Operating Current	ICC		Ind.	10ns	-	75	ША
	ISB	Min. Cycle, CS=Vін			-	20	mA
Standby Current	ISB1	f=0MHz,			-	5	
Output Low Voltage Level	Vol	IoL=8mA			-	0.4	V
Output High Voltage Level	Vон	Iон=-4mA			2.4	-	V

\* The above parameters are also guaranteed at industrial temperature range.

### CAPACITANCE\*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	TYP	Max	Unit
Input/Output Capacitance	Ci/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF

\* Capacitance is sampled and not 100% tested.





# **AC CHARACTERISTICS**(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.) **TEST CONDITIONS\***


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

\* The above test conditions are also applied at industrial temperature range.

Output Loads(A)







\* Capacitive Load consists of all components of the test environment.

\* Including Scope and Jig Capacitance

### **READ CYCLE\***

Parameter	Querra ha a l	K6R400	)4C1D-10	Unit
Parameter	Symbol	Min	Мах	Unit
Read Cycle Time	tRC	10	-	ns
Address Access Time	taa	-	10	ns
Chip Select to Output	tco	-	10	ns
Output Enable to Valid Output	toe	-	5	ns
Chip Enable to Low-Z Output	tLZ	3	-	ns
Output Enable to Low-Z Output	tolz	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	ns
Output Disable to High-Z Output	tонz	0	5	ns
Output Hold from Address Change	toн	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	ns
Chip Selection to Power DownTime	tPD	-	10	ns

 $^{\ast}$  The above parameters are also guaranteed at industrial temperature range.



## **CMOS SRAM**


### WRITE CYCLE\*

Devenuetor	Oursehal	K6R400	4C1D-10	K6R400	K6R4004C1D-12		
Parameter	Symbol	Min	Мах	Min	Max	Unit	
Write Cycle Time	twc	10	-	12	-	ns	
Chip Select to End of Write	tcw	7	-	8	-	ns	
Address Set-up Time	tas	0	-	0	-	ns	
Address Valid to End of Write	taw	7	-	8	-	ns	
Write Pulse Width(OE High)	twp	7	-	8	-	ns	
Write Pulse Width(OE Low)	twP1	10	-	12	-	ns	
Write Recovery Time	twr	0	-	0	-	ns	
Write to Output High-Z	twнz	0	5	0	6	ns	
Data to Write Time Overlap	tow	5	-	6	-	ns	
Data Hold from Write Time	tdн	0	-	0	-	ns	
End of Write to Output Low-Z	tow	3	-	3	-	ns	

\* The above parameters are also guaranteed at industrial temperature range.

### **TIMING DIAGRAMS**

### TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH)




### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)

Address		¥
cs		tHZ(3,4,5)
OE	toe	toнz
Data out	High-Z	Valid Data
Vcc Current	lcc50%	<u>←</u> tPD→ 50%

#### NOTES(READ CYCLE)


- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and tOHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VOH or VOL levels.
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with  $\overline{CS}$ =ViL.
- 7. Address valid prior to coincident with  $\overline{\text{CS}}$  transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.






TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)

TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)



### TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)



SAMSUNG ELECTRONICS

### NOTES(WRITE CYCLE)

- All write cycle timing is referenced from the last valid address to the first transition address.
   A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. two is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of  $\overline{CS}$  going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. two is measured from the end of write to the address change. two applied in case a write ends as  $\overline{CS}$  or  $\overline{WE}$  going high.
- 6. If  $\overline{\text{OE}}$ ,  $\overline{\text{CS}}$  and  $\overline{\text{WE}}$  are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle. 8. If  $\overline{CS}$  goes low simultaneously with  $\overline{WE}$  going or after  $\overline{WE}$  going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

### **FUNCTIONAL DESCRIPTION**

CS	WE	OE	Mode	I/O Pin	Supply Current
н	Х	Х*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	lcc
L	Н	L	Read	Dout	lcc
L	L	Х	Write	Din	lcc

\* X means Don't Care.



## PACKAGE DIMENSIONS

Units:millimeters/Inches

### 32-SOJ-400

