# **Power MOSFET** -20 V, -3.6 A, Single P-Channel, SOT-23

### Features

- Low R<sub>DS(on)</sub> at Low Gate Voltage
- -0.3 V Low Threshold Voltage
- Fast Switching Speed
- This is a Pb–Free Device

#### Applications

- Battery Management
- Load Switch in PWM
- Battery Protection

## MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter		Symbol	Value	Unit	
Drain-to-Source Voltage		V <sub>DSS</sub>	-20	V	
Gate-to-Source Voltage			V <sub>GS</sub>	±8	V
Continuous Drain	Steady	$T_A = 25^{\circ}C$		-2.2	
Current (Note 1)	State	$T_A = 85^{\circ}C$	I <sub>D</sub>	-1.6	А
	t ≤ 5 s	$T_A = 25^{\circ}C$		-3.6	
Power Dissipation (Note 1)	Steady State	T <sub>A</sub> = 25°C	PD	0.48	W
	t ≤ 5 s		D	1.25	
Pulsed Drain Current	t <sub>p</sub> = 10 μs		I <sub>DM</sub>	-10.7	А
Operating Junction and Storage Temperature		T <sub>J</sub> , T <sub>stg</sub>	–55 to 150	°C	
Source Current (Body Dio	Source Current (Body Diode)		۱ <sub>S</sub>	-0.6	А
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		ΤL	260	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	260	°C/W
Junction-to-Ambient - t < 10 s (Note 1)	$R_{\theta JA}$	100	

1. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).





## **ON Semiconductor®**

### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
–20 V	70 mΩ @ −4.5 V	-2.2 A
	95 mΩ @ −2.5 V	–1.9 A
	120 mΩ @ –1.8 V	–1.7 A

## SIMPLIFIED SCHEMATIC





TRD = Specific Device Code

M = Date Code

STYLE 21

= Pb-Free Package

(Note: Microdot may be in either location)

Gate

2

Source

#### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NTR3162PT1G	SOT-23 (Pb-Free)	3000 / Tape & Reel
NTR3162PT3G	SOT-23 (Pb-Free)	10000 / Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)


Parameter	Parameter Symbol		Min	Тур	Max	Units
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, $I_D$ = -250 $\mu$ A	-20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>	$I_D = -250 \ \mu\text{A}$ , Reference to $25^{\circ}\text{C}$		14.5		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>				-1.0 -5.0	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS}$ = 0 V, $V_{GS}$ = ±8 V			±100	nA
ON CHARACTERISTICS (Note 3)	•	•			•	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D = -250 \ \mu A$	-0.3	-0.6	-1.0	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>			2.5		mV/°C
Drain-to-Source On-Resistance	R <sub>DS(on)</sub>	$V_{GS}$ = -4.5 V, I <sub>D</sub> = -2.2 A		48	70	mΩ
		$V_{GS}$ = -2.5 V, I <sub>D</sub> = -1.9 A		57	95	
		$V_{GS} = -1.8 \text{ V}, \text{ I}_{D} = -1.7 \text{ A}$		72	120	
		V <sub>GS</sub> = -1.5 V, I <sub>D</sub> = -1.0 A		88		
Forward Transconductance	9 <sub>FS</sub>	$V_{DS} = -5.0 \text{ V}, \text{ I}_{D} = -2.2 \text{ A}$		9.0		S
CHARGES, CAPACITANCES AND GA	TE RESISTA	NCE			•	
Input Capacitance	C <sub>iss</sub>			940		pF
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = -10 V		140		
Reverse Transfer Capacitance	C <sub>rss</sub>			100		1
Total Gate Charge	Q <sub>G(TOT)</sub>			10.3		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = -4.5 V, V <sub>DS</sub> = -10 V,		0.5		]
Gate-to-Source Charge	Q <sub>GS</sub>	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V},$ $I_D = -3.6 \text{ A}$		1.4		
Gate-to-Drain Charge	Q <sub>GD</sub>			2.7		
Gate Resistance	R <sub>G</sub>			6.0		Ω
SWITCHING CHARACTERISTICS (No	te 4)	•			•	
Turn-On Delay Time	t <sub>d(on)</sub>			8.0		ns
Rise Time	tr	V <sub>GS</sub> = -4.5 V, V <sub>DD</sub> = -10 V,		15		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = -3.6 \text{ Å}, R_G = 6 \Omega$		31		
Fall Time	t <sub>f</sub>			50		
DRAIN-SOURCE DIODE CHARACTE	RISTICS	•			•	
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS}$ = 0 V, I <sub>S</sub> = -1.0 A, T <sub>J</sub> = 25°C		0.7	1.2	V
Reverse Recovery Time	t <sub>RR</sub>			25		ns
Charge Time	ta	$V_{GS} = 0 V_{c} I_{D} = -1.0 A_{c}$		8.0		
Discharge Time	t <sub>b</sub>	$\label{eq:VGS} \begin{array}{l} V_{GS}=0 \text{ V}, \text{ I}_{D}=-1.0 \text{ A},\\ \text{ dI}_{SD}/\text{d}_{t}=100 \text{ A}/\mu\text{s} \end{array}$		17		
Reverse Recovery Charge	Q <sub>RR</sub>	1		11	İ	nC

Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
 Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

## **P-CHANNEL TYPICAL CHARACTERISTICS**







Safe Operating Area




Figure 14. Thermal Response


#### PACKAGE DIMENSIONS


## SOT-23 (TO-236) CASE 318-08

**ISSUE AN** 

NOTES:

- IDENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: INCH.
  MAXIMUM LEAD THICKNESS INCLUDES LEAD EXECUTE THICKNESS OF MURLING ADDRESS AND ADDRESS AND ADDRESS ADDRESS AND ADDRESS AND ADDRESS ADDRESS AND ADDRESS ADDRESS AND ADDRESS ADDRESS ADDRESS ADDRESS AND ADDRESS A
- FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF
- BASE MATERIAL. 318-01 THRU -07 AND -09 OBSOLETE, NEW 4 STANDARD 318-08.






SEE VIEW C

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.89	1.00	1.11	0.035	0.040	0.044
A1	0.01	0.06	0.10	0.001	0.002	0.004
b	0.37	0.44	0.50	0.015	0.018	0.020
С	0.09	0.13	0.18	0.003	0.005	0.007
D	2.80	2.90	3.04	0.110	0.114	0.120
Е	1.20	1.30	1.40	0.047	0.051	0.055
е	1.78	1.90	2.04	0.070	0.075	0.081
Ĺ	0.10	0.20	0.30	0.004	0.008	0.012
L1	0.35	0.54	0.69	0.014	0.021	0.029
HE	2.10	2.40	2.64	0.083	0.094	0.104

STYLE 21: PIN 1. GATE

#### 2. SOURCE 3 DRAIN

#### SOLDERING FOOTPRINT



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILIC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILIC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitations special, consequential or incidental damages. "Typical" parameters which may be provided in SCILIC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILIC does not convey any license under its patent rights or the rights of others. SCILIC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative