

## **FEATURES**

- RoHS COMPLIANT
- MONOLITHIC MOS TECHNOLOGY
- LOW COST
- HIGH VOLTAGE OPERATION—350V
- LOW QUIESCENT CURRENT TYP.—2.2mA
- NO SECOND BREAKDOWN
- HIGH OUTPUT CURRENT—120 mA PEAK

#### APPLICATIONS


- TELEPHONE RING GENERATOR
- PIEZO ELECTRIC POSITIONING
- ELECTROSTATIC TRANSDUCER & DEFLECTION
- DEFORMABLE MIRROR FOCUSING
- PACKAGING OPTIONS
  - 7 TO-220 with staggered Lead Form (PA240CX)
  - 7 DDPAK Surface Mount Package (PA240CC)

#### DESCRIPTION

The PA240 is a high voltage monolithic MOSFET operational amplier achieving performance features previously found only in hybrid designs while increasing reliability. Inputs are protected from excessive common mode and differential mode voltages. The safe operating area (SOA) has no second breakdown limitations. External compensation provides the user exibility in choosing optimum gain and bandwidth for the application.

The PA240 is packaged in two standard package designs. The surface mount version of the PA240, the PA240CC, is an industry standard non-hermetic plastic 7-pin DDPAK. The through hole version of the PA240, the PA240CX, is an industry standard non-hermetic plastic 7-pin TO-220 package. The PA240CX is a staggered lead formed option that offers industry standard 100 mil spacing. This allows for easier PC board layout. (Please refer to package drawings for outline dimensions.)

## **EQUIVALENT SCHEMATIC**



DDPAK PKG. STYLE CC


TO-220 STAGGERED LEADS PKG. STYLE CX

High voltage considerations should be taken when designing board layouts for the PA240. The PA240 may require a derate in supply voltage depending on the spacing used for board layout. The 15-mil and 14-mil minimum spacing of the 7 TO-220 and 7 DDPAK respectively is adequate to standoff the 350V rating of the PA240. However, a supply voltage derate to 250V is required if the spacing of circuit board artwork is less than 11 mils. In cases where the PA240 is used to its maximum voltage rating, the PA240CX is recommended given that the staggered lead form allows for 100-mil standard spacing.


The metal tabs of both the PA240CC and PA240CX packages are directly tied to -Vs.


## TYPICAL APPLICATON

#### **Reference Application Notes 3, 20 and 25**



**EXTERNAL CONNECTIONS** 





For CC values, see graph on page 3. Note: CC must be rated for full supply voltage.

> MAY 2009 APEX PA240UREVF



## **ABSOLUTE MAXIMUM RATINGS**

SUPPLY VOLTAGE, $+V_{s}$ to $-V_{s}$	350V
OUTPUT CURRENT, continuous within SOA	60 mA
OUTPUT CURRENT, peak <sup>3</sup>	120 mA
POWER DISSIPATION, continuous @ T <sub>c</sub> = 25°C	14W
INPUT VOLTAGE, differential	±16 V
INPUT VOLTAGE, common mode	±V <sub>S</sub>
TEMPERATURE, pin solder – 10 sec	220°C
TEMPERATURE, junction <sup>2</sup>	150°C
TEMPERATURE, storage	-65 to +150°C
TEMPERATURE RANGE, powered (case)	-40 to +125°C

SPECIFICATIONS	SPECIFICATIONS PA240				
PARAMETER	TEST CONDITIONS <sup>1</sup>	MIN	ТҮР	MAX	UNITS
INPUT OFFSET VOLTAGE, initial OFFSET VOLTAGE, vs. temperature <sup>3</sup> OFFSET VOLTAGE, vs. temperature <sup>3</sup> OFFSET VOLTAGE, vs. temperature <sup>3</sup> OFFSET VOLTAGE, vs. time BIAS CURRENT, initial BIAS CURRENT, initial INPUT IMPEDANCE, DC INPUT CAPACITANCE COMMON MODE, voltage range COMMON MODE, voltage range COMMON MODE, voltage range COMMON MODE REJECTION, DC NOISE, broad band	25°C to 85°C -25°C to 25°C V <sub>CM</sub> = ±90V DC 10kHz BW, R <sub>S</sub> = 1K	+V <sub>S</sub> -14 -V <sub>S</sub> +12 84	25 100 270 3 70 50 2 50 10 <sup>11</sup> 6 94 50	40 250 500 130 200 200	mV μV/°C μV/°C μV/V μV/kh pA pA/V pA PF V V dB μV RMS
NOISE, low frequency GAIN OPEN LOOP at 15Hz BANDWIDTH, gain bandwidth product POWER BANDWIDTH	1-10 Hz R <sub>L</sub> = 5K 280V p-p	90	125 96 3 30		μV p-p dB MHz kHz
OUTPUT VOLTAGE SWING CURRENT, peak <sup>3</sup> CURRENT, continuous SETTLING TIME to .1% SLEW RATE RESISTANCE <sup>4</sup> , 1mA RESISTANCE <sup>4</sup> , 40 mA	$I_o = 40mA$ 10V step, A <sub>V</sub> = -10 C <sub>c</sub> = 3.3pF R <sub>cL</sub> = 0 R <sub>cL</sub> = 0	±V <sub>S</sub> -12 120 60	±V <sub>s</sub> -10 2 30 150 5		V mA mA μs V/μs
POWER SUPPLY VOLTAGE CURRENT, quiescent		±50	±150 2.2	±175 2.5	V mA
THERMAL RESISTANCE, AC junction to case RESISTANCE, DC junction to case RESISTANCE, junction to air (CX) RESISTANCE, junction to air (CC) <sup>5</sup> TEMPERATURE RANGE, case	F > 60Hz F < 60Hz Full temperature range Full temperature range Meets full range speci cations	-25	5.9 7.7 60 27 25	6.85 8.9 +85	°C/W °C/W °C/W °C/W °C/W °C

NOTES: 1. Unless otherwise noted  $T_c = 25^{\circ}C$ ,  $C_c = 6.8pF$ . DC input speci cations are  $\pm$  value given. Power supply voltage is typical rating.

Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF. For guidance, refer to heatsink data sheet. 2.


3. Guaranteed but not tested.

4.

Since the PA240 has no current limit, load impedance must be large enough to limit output current to 120mA. Heat tab attached to 3/32" FR-4 board with 2oz. copper. Topside copper area (heat tab directly attached) = 1000 sq. mm, 5. backside copper area = 2500 sq. mm, board area = 2500 sq. mm.



The PA240 is constructed from MOSFET transistors. ESD handling procedures must be observed.







### GENERAL

Please read Application Note 1 "General Operating Considerations" which covers stability, power supplies, heat sinking, mounting, current limit, SOA interpretation, and speci cation interpretation. Visit www.Cirrus.com for design tools that help automate tasks such as calculations for stability, internal power dissipation, current limit, heat sink selection, Apex Precision Power's complete Application Notes library, Technical Seminar Workbook and Evaluation Kits.

#### PHASE COMPENSATION

Open loop gain and phase shift both increase with increasing temperature. The PHASE COMPENSATION typical graph shows closed loop gain and phase compensation capacitor value relationships for four case temperatures. The curves are based on achieving a phase margin of 50°. Calculate the highest case temperature for the application (maximum ambient temperature and highest internal power dissipation) before choosing the compensation. Keep in mind that when working with small values of compensation, parasitics may play a large role in performance of the nished circuit. The compensation capacitor must be rated for at least the total voltage applied to the ampli er and should be a temperature stable type such as NPO or COG.

## **OTHER STABILITY CONCERNS**

There are two important concepts about closed loop gain when choosing compensation. They stem from the fact that while "gain" is the most commonly used term,  $\beta$  (the feedback factor) is really what counts when designing for stability.


- 1. Gain must be calculated as a non-inverting circuit (equal input and feedback resistors can provide a signal gain of -1, but for calculating offset errors, noise, and stability, this is a gain of 2).
- Including a feedback capacitor changes the feedback factor or gain of the circuit. Consider Rin=4.7k, Rf=47k for a gain of 11. Compensation of 4.7 to 6.8pF would be reasonable. Adding 33pF parallel to the 47k rolls off the circuit at 103kHz, and at 2MHz has reduced gain from 11 to roughly 1.5 and the circuit is likely to oscillate.

As a general rule the DC summing junction impedance (parallel combination of the feedback resistor and all input resistors) should be limited to 5k ohms or less. The ampli er input capacitance of about 6pF, plus capacitance of connecting traces or wires and (if used) a socket will cause undesirable circuit performance and even oscillation if these resistances are too high. In circuits requiring high resistances, measure or estimate the total sum point capacitance, multiply by Rin/Rf, and parallel Rf with this value. Capacitors included for this purpose are usually in the single digit pF range. This technique results in equal feedback factor calculations for AC and DC cases. It does not produce a roll off, but merely keeps  $\beta$  constant over a wide frequency range. Paragraph 6 of Application Note 19 details suitable stability tests for the nished circuit.

## SAFE OPERATING AREA

The MOSFET output stage of the PA240 is not limited by second breakdown considerations as in bipolar output stages. However there are still three distinct limitations:


- 1. Voltage withstand capability of the transistors.
- 2. Current handling capability of the die metalization.
- 3. Temperature of the output MOSFETS.



These limitations can be seen in the SOA (see Safe Operating Area graphs). Note that each pulse capability line shows a constant power level (unlike second breakdown limitations where power varies with voltage stress). These lines are shown for a case temperature of 25°C. Pulse stress levels for other case temperatures can be calculated in the same manner as DC power levels at different temperatures. The output stage is protected against transient yback by the parasitic diodes of the output stage MOSFET structure. However, for protection against sustained high energy yback external fast-recovery diodes must be used.

#### HEATSINKING

The PA240CC 7-pin DDPAK surface mountable package has a large exposed integrated copper heatslug to which the monolithic ampli er is directly attached. The PA240CC requires surface mount techniques of heatsinking. A solder connection to a copper foil area as de ned in Note 5 of Page 2 is recommended for circuit board layouts. This may be adequate heatsinking but the large number of variables suggests temperature measurements to be made on the top of the package. Do not allow the temperature to exceed 85°C.



## FIGURE 1

#### **OVERVOLTAGE PROTECTION**

Although the PA240 can withstand differential input voltages up to 16V, in some applications additional external protection may be needed. Differential inputs exceeding 16V will be clipped by the protection circuitry. However, if more than a few milliamps of current is available from the overload source, the protection circuitry could be destroyed. For differential sources above 16V, adding series resistance limiting input current to 1mA will prevent damage. Alternatively, 1N4148 signal diodes connected anti-parallel across the input pins is usually sufficient. In more demanding applications where bias current is important, diode connected JFETs such as 2N4416 will be required. See Q1 and Q2 in Figure 1. In either case the differential input voltage will be clamped to 0.7V. This is sufficient overdrive to produce the maximum power bandwidth.

In the case of inverting circuits where the +IN pin is grounded, the diodes mentioned above will also afford protection from excessive common mode voltage. In the case of non-inverting circuits, clamp diodes from each input to each supply will provide protection. Note that these diodes will have substantial reverse bias voltage under normal operation and diode leakage will produce errors.

Some applications will also need over-voltage protection devices connected to the power supply rails. Unidirectional zener diode transient suppressors are recommended. The zeners clamp transients to voltages within the power supply rating and also clamp power supply reversals to ground. Whether the zeners are used or not the system power supply should be evaluated for transient performance including poweron overshoot and power-off polarity reversals as well as line regulation. See Z1 and Z2 in Figure 1.

#### **APPLICATION REFERENCES:**

For additional technical information please refer to the following Application Notes:

AN01: General Operating Considerations AN03: Bridge Circuit Drives AN25: Driving Capacitive Loads AN38: Loop Stability with Reactive Loads

# **CONTACTING CIRRUS LOGIC SUPPORT**

For all Apex Precision Power product questions and inquiries, call toll free 800-546-2739 in North America. For inquiries via email, please contact apex.support@cirrus.com.

International customers can also request support by contacting their local Cirrus Logic Sales Representative. To find the one nearest to you, go to www.cirrus.com

#### IMPORTANT NOTICE

Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyright associated with the information contained herein and gives consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROP-ERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED TO BE SUITABLE FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PROD-UCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUS-TOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs, Apex Precision Power, Apex and the Apex Precision Power logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.