

**CET**

# CEP730G/CEB730G □ CEF730G




## N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

### FEATURES

Type	V <sub>DSS</sub>	R <sub>DS(ON)</sub>	I <sub>D</sub>	@V <sub>GS</sub>
CEP730G	400V	1Ω	5.5A	10V
CEB730G	400V	1Ω	5.5A	10V
CEF730G	400V	1Ω	5.5A <sup>e</sup>	10V

- Super high dense cell design for extremely low R<sub>DS(ON)</sub>.
- High power and current handing capability.
- Lead free product is acquired.



### ABSOLUTE MAXIMUM RATINGS

 T<sub>C</sub> = 25°C unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V <sub>DS</sub>	400		V
Gate-Source Voltage	V <sub>GS</sub>	±30		V
Drain Current-Continuous	I <sub>D</sub>	5.5	5.5 <sup>e</sup>	A
Drain Current-Pulsed <sup>a</sup>	I <sub>DM</sub> <sup>f</sup>	22	22 <sup>e</sup>	A
Maximum Power Dissipation @ T <sub>C</sub> = 25°C - Derate above 25°C	P <sub>D</sub>	83 0.66	41 0.32	W W/°C
Operating and Store Temperature Range	T <sub>J,Tstg</sub>	-55 to 150		°C

### Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>	1.5	2.5	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub>	62.5	65	°C/W

This is preliminary information on a new product in development now .  
Details are subject to change without notice .

Rev 1. 2009.Nov.  
<http://www.cetsemi.com>



# CEP730G/CEB730G □ CEF730G

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	400			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 400\text{V}, V_{\text{GS}} = 0\text{V}$			10	$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 3\text{A}$		0.8	1	$\Omega$
Forward Transconductance	$g_{\text{FS}}$	$V_{\text{DS}} = 50\text{V}, I_D = 5\text{A}$		6		S
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		590		pF
Output Capacitance	$C_{\text{oss}}$			105		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			20		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 200\text{V}, I_D = 3.5\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 12\Omega$		15	30	ns
Turn-On Rise Time	$t_r$			7	14	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			30	60	ns
Turn-Off Fall Time	$t_f$			5	10	ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 320\text{V}, I_D = 3.5\text{A}, V_{\text{GS}} = 10\text{V}$		14	18	nC
Gate-Source Charge	$Q_{\text{gs}}$			2.5		nC
Gate-Drain Charge	$Q_{\text{gd}}$			6		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S^f$				5.5	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 3\text{A}$			1.5	V

Notes :

a.Repetitive Rating : Pulse width limited by maximum junction temperature .

b.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ . Duty Cycle  $\leq 2\%$  .□

c.Guaranteed by design, not subject to production testing.□

d.Limited only by maximum temperature allowed .

e.Pulse width limited by safe operating area .

f.Full package  $I_{\text{S}(\text{max})} = 5\text{A}$  .

**CEP**

# CEP730G/CEB730G □ CEF730G




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature



Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current

**CEP**

# CEP730G/CEB730G □ CEF730G




Figure 7. Gate Charge




Figure 8. Maximum Safe  
Operating Area



Figure 9. Switching Test Circuit



Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve