



# A416316B Series

**Preliminary 64K X 16 CMOS DYNAMIC RAM WITH FAST PAGE MODE**

---

## Document Title

**64K X 16 CMOS DYNAMIC RAM WITH FAST PAGE MODE**

## Revision History

<u>Rev. No.</u>	<u>History</u>	<u>Issue Date</u>	<u>Remark</u>
0.0	Initial issue	November 15, 2000	Preliminary



# A416316B Series

**Preliminary**


## 64K X 16 CMOS DYNAMIC RAM WITH FAST PAGE MODE

### Features


- Organization: 65,536 words X 16 bits
- Part Identification:
  - A416316B
  - A416316B-L (with self-refresh mode)
- High speed
  - 30/35/40 ns  $\overline{\text{RAS}}$  access time
  - 16/18/20 ns column address access time
  - 10/11/12 ns  $\overline{\text{CAS}}$  access time
- Low power consumption
  - Operating: 75mA (-30 max)
  - Standby: 3 mA (TTL)
- Separate  $\overline{\text{CAS}}$  ( $\overline{\text{UCAS}}$ ,  $\overline{\text{LCAS}}$ ) for byte selection
- Self refresh mode
- 256 refresh cycles, 4 ms refresh interval
- Read-modify-write,  $\overline{\text{RAS}}$  -only,  $\overline{\text{CAS}}$  -before-  $\overline{\text{RAS}}$ , Hidden refresh capability
- TTL-compatible, three-state I/O
- JEDEC standard packages
  - 400mil, 40-pin SOJ
  - 400mil, 40/44 TSOP type II package
- Single 5V power supply/built-in VBB generator

### Pin Configuration

#### ■ SOJ



#### ■ TSOP



### Pin Descriptions

Symbol	Description
A0 – A7	Address Inputs
I/O <sub>0</sub> - I/O <sub>15</sub>	Data Input/Output
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{UCAS}}$	Column Address Strobe/Upper Byte Control
$\overline{\text{LCAS}}$	Column Address Strobe/Lower Byte Control
$\overline{\text{WE}}$	Write Enable
$\overline{\text{OE}}$	Output Enable
VCC	+5V Power Supply
VSS	Ground
NC	No Connection



Selection Guide

Symbol	Description	-30	-35	-40	Unit
t <sub>RAC</sub>	Maximum $\overline{\text{RAS}}$ Access Time	30	35	40	ns
t <sub>AA</sub>	Maximum Column Address Access Time	16	18	20	ns
t <sub>CAC</sub>	Maximum $\overline{\text{CAS}}$ Access Time	10	11	12	ns
t <sub>OE</sub>	Maximum Output Enable ( $\overline{\text{OE}}$ ) Access Time	10	11	12	ns
t <sub>RC</sub>	Minimum Read or Write Cycle Time	65	70	75	ns
t <sub>PC</sub>	Minimum Fast Page Mode Cycle Time	19	21	23	ns
I <sub>CC1</sub>	Maximum Operating Current	95	85	75	mA
I <sub>CC6</sub>	Maximum CMOS Standby Current	2	2	2	mA

Functional Description

The A416316B is a high performance CMOS Dynamic Random Access Memory organized as 65,536 words X 16 bits. The A416316B is fabricated with advanced CMOS technology and designed with innovative design techniques resulting in high speed, extremely low power and wide operating margins at component and system levels.


The A416316B features a high speed page mode operation in which high speed read, write and read-write are performed on any of the bits defined by the column address. The asynchronous column address uses an extremely short row address capture time to ease the system level timing constraints associated with multiplexed addressing. Output is tri-stated by a column

address strobe ( $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$ ) which acts as an output enable independent of  $\overline{\text{RAS}}$ . Very fast  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$  to output access time eases system design.

All inputs are TTL compatible. Fast Page Mode operation allows random access up to 256 X 16 bits within a page, with cycle time as short as 19/21/23 ns.

The A416316B is best suited for graphics, digital signal processing and high performance peripherals.

The A416316B is available in JEDEC standard 40-pin plastic SOJ package and 40/44 TSOP type II package.

**Block Diagram**

**Recommended Operating Conditions** ( $T_a = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ )

Symbol	Description	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
VSS		0.0	0.0	0.0	V
V <sub>IH</sub>	Input Voltage	2.4	-	VCC + 1	V
V <sub>IL</sub>		-1.0	-	0.8	V



**Truth Table**

Function	$\overline{\text{RAS}}$	$\overline{\text{UCAS}}$	$\overline{\text{LCAS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Address	I/Os	Notes
Standby	H	H	H	L	L	L	L	
Read: Word	L	L	L	H	L	Row/Col.	Data Out	
Read: Lower Byte	L	H	L	H	L	Row/Col.	I/O <sub>0-7</sub> = Data Out I/O <sub>8-15</sub> = High-Z	
Read: Upper Byte	L	L	H	H	L	Row/Col.	I/O <sub>0-7</sub> = High-Z I/O <sub>8-15</sub> = Data Out	
Write: Word(Early)	L	L	L	L	X	Row/Col.	Data In	
Write: Lower Byte(Early)	L	H	L	L	X	Row/Col.	I/O <sub>0-7</sub> = Data In I/O <sub>8-15</sub> = X	
Write: Upper Byte(Early)	L	L	H	L	X	Row/Col.	I/O <sub>0-7</sub> = X I/O <sub>8-15</sub> = Data In	
Read-Write	L	L	L	H→L	L→H	Row/Col.	Data Out → Data In	1, 2
Fast-Page-Mode Read: Hi-Z								
-First cycle	L	H→L	H→L	H	H→L	Row/Col.	Data Out	2
-Subsequent Cycles	L	H→L	H→L	H	H→L	Col.	Data Out	2
Fast-Page-Mode Write(Early)								
-First cycle	L	H→L	H→L	L	X	Row/Col.	Data In	1
-Subsequent Cycles	L	H→L	H→L	L	X	Col.	Data In	1
Fast-Page-Mode Read-Write								
-First cycle	L	H→L	H→L	H→L	L→H	Row/Col.	Data In	1, 2
-Subsequent Cycles	L	H→L	H→L	H→L	L→H	Col.	Data In	1, 2
Hidden Refresh Read	L→H→L	L	L	H	L	Row/Col.	Data Out	2
Hidden Refresh Write	L→H→L	L	L	L	X	Row/Col.	Data In → High-Z	1
$\overline{\text{RAS}}$ -Only Refresh	L	H	H	X	X	Row	High-Z	
CBR Refresh	H→L	L	L	X	X	X	High-Z	3
Self Refresh (L-ver only)	H→L	L	L	X	X	X	High-Z	

- Note:
1. Byte Write may be executed with either  $\overline{\text{UCAS}}$  or  $\overline{\text{LCAS}}$  active.
  2. Byte Read may be executed with either  $\overline{\text{UCAS}}$  or  $\overline{\text{LCAS}}$  active.
  3. Only one  $\overline{\text{CAS}}$  signal ( $\overline{\text{UCAS}}$  or  $\overline{\text{LCAS}}$ ) must be active.



**Absolute Maximum Ratings\***

Input Voltage (Vin) . . . . . -1.0V to +7.0V  
 Output Voltage (Vout) . . . . . -1.0V to +7.0V  
 Power Supply Voltage (VCC) . . . . . -1.0V to +7.0V  
 Operating Temperature (TOPR) . . . . . 0°C to +70°C  
 Storage Temperature (TSTG) . . . . . -55°C to +150°C  
 Soldering Temperature X Time (TSLDGR) . . . . .  
 . . . . . 260°C X 10sec  
 Power Dissipation (Pb) . . . . . 1W  
 Short Circuit Output Current (Iout) . . . . . 50mA  
 Latch-up Current . . . . . 200mA

**\*Comments**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of these specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

**DC Electrical Characteristics**

(VCC = 5V ± 10%, VSS = 0V, Ta = 0°C to +70°C)

Symbol	Parameter	-30		-35		-40		Unit	Test Conditions	Notes
		Min.	Max.	Min.	Max.	Min.	Max.			
IIL	Input Leakage Current	-10	+10	-10	+10	-10	+10	µA	0V ≤ Vin ≤ +5.5V Pins not under test = 0V	
IoL	Output Leakage Current	-10	+10	-10	+10	-10	+10	µA	DOUT disabled, 0V ≤ Vout ≤ +5.5V	
Icc1	Operating Current	-	95	-	85	-	75	mA	$\overline{RAS}$ , $\overline{UCAS}$ , $\overline{LCAS}$ Address cycling trc = min.	1, 2
Icc2	TTL Standby Power Supply Current	-	3	-	3	-	3	mA	$\overline{RAS} = \overline{CAS} \geq V_{IH}$ All other inputs ≥ VSS	
Icc3	Refresh Current ( $\overline{RAS}$ only Refresh)	-	95	-	85	-	75	mA	$\overline{RAS}$ cycling, $\overline{UCAS} = \overline{LCAS} = V_{IH}$ , trc = min.	1
Icc4	Fast Page Mode Current	-	95	-	85	-	75	mA	$\overline{RAS} = V_{IL}$ , $\overline{UCAS}$ , $\overline{LCAS}$ Address cycling tpc = min.	1, 2
Icc5	Refresh Current ( $\overline{CAS}$ -before- $\overline{RAS}$ Refresh)	-	95	-	85	-	75	mA	$\overline{RAS}$ , $\overline{UCAS}$ , $\overline{LCAS}$ cycling trc = min.	1
Icc6	CMOS Standby Power Supply Current	-	2	-	2	-	2	mA	$\overline{RAS} = \overline{CAS} \geq VCC - 0.2V$ All other inputs ≥ VSS	
Icc7	Self Refresh Mode Current	-	3	-	3	-	3	mA	$\overline{RAS} = \overline{CAS} \leq VSS + 0.2V$ All other inputs ≥ VSS	
VOH	Output High Voltage	2.4	-	2.4	-	2.4	-	V	Iout = -5.0mA	
VOL	Output Low Voltage	-	0.4	-	0.4	-	0.4	V	Iout = 4.2mA	



**AC Characteristics**

(VCC = 5V ± 10%, VSS = 0V, Ta = 0°C to +70°C)

#	Std Symbol	Parameter	-30		-35		-40		Unit	Notes
			Min.	Max.	Min.	Max.	Min.	Max.		
1	t <sub>RC</sub>	Random Read or Write Cycle Time	65	-	70	-	75	-	ns	
2	t <sub>RP</sub>	$\overline{\text{RAS}}$ Precharge Time	25	-	25	-	25	-	ns	
3	t <sub>RAS</sub>	$\overline{\text{RAS}}$ Pulse Width	30	75K	35	75K	40	75K	ns	
4	t <sub>CAS</sub>	$\overline{\text{CAS}}$ Pulse Width	12	-	12	-	12	-	ns	
5	t <sub>RCD</sub>	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	15	20	16	24	17	28	ns	6
6	t <sub>RAD</sub>	$\overline{\text{RAS}}$ to Column Address Delay Time	10	14	11	17	12	20	ns	7
7	t <sub>RSH</sub>	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Hold Time	10	-	10	-	10	-	ns	
8	t <sub>CSH</sub>	$\overline{\text{CAS}}$ Hold Time	30	-	35	-	40	-	ns	
9	t <sub>CRP</sub>	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	5	-	5	-	5	-	ns	
10	t <sub>ASR</sub>	Row Address Setup Time	0	-	0	-	0	-	ns	
11	t <sub>RAH</sub>	Row Address Hold Time	5	-	6	-	7	-	ns	
	t <sub>t</sub>	Transition Time (Rise and Fall)	2	50	2	50	2	52	ns	4, 5
	t <sub>REF</sub>	Refresh Period	-	4	-	4	-	4	ms	3
12	t <sub>CLZ</sub>	$\overline{\text{CAS}}$ to Output in Low Z	0	-	0	-	0	-	ns	8
13	t <sub>RAC</sub>	Access Time from $\overline{\text{RAS}}$	-	30	-	35	-	40	ns	6,7
14	t <sub>CAC</sub>	Access Time from $\overline{\text{CAS}}$	-	10	-	11	-	12	ns	6, 13
15	t <sub>AA</sub>	Access Time from Column Address	-	16	-	18	-	20	ns	7, 13
16	t <sub>AR</sub>	Column Address Hold Time from $\overline{\text{RAS}}$	26	-	28	-	30	-	ns	
17	t <sub>RCS</sub>	Read Command Setup Time	0	-	0	-	0	-	ns	



AC Characteristics (continued)

(VCC = 5V ± 10%, VSS = 0V, Ta = 0°C to +70°C)

#	Std Symbol	Parameter	-30		-35		-40		Unit	Notes
			Min.	Max.	Min.	Max.	Min.	Max.		
18	trCH	Read Command Hold Time	0	-	0	-	0	-	ns	9
19	trRH	Read Command Hold Time Reference to $\overline{\text{RAS}}$	0	-	0	-	0	-	ns	9
20	trAL	Column Address to $\overline{\text{RAS}}$ Lead Time	16	-	18	-	20	-	ns	
21	tCOH	Output Hold After $\overline{\text{CAS}}$ Low	5	-	5	-	5	-	ns	
22	tODS	Output Disable Setup Time	0	-	0	-	0	-	ns	
23	tOFF	Output Buffer Turn-Off Delay Time	0	6	0	6	0	6	ns	8, 10
24	tASC	Column Address Setup Time	0	-	0	-	0	-	ns	
25	tCAH	Column Address Hold Time	5	-	5	-	5	-	ns	
26	trPS	$\overline{\text{RAS}}$ Precharge Setup Time	50	-	60	-	70	-	ns	
27	twCS	Write Command Setup Time	0	-	0	-	0	-	ns	11
28	twCH	Write Command Hold Time	5	-	5	-	5	-	ns	11
29	twCR	Write Command Hold Time to $\overline{\text{RAS}}$	26	-	28	-	30	-	ns	
30	twP	Write Command Pulse Width	5	-	5	-	5	-	ns	
31	trWL	Write Command to $\overline{\text{RAS}}$ Lead Time	10	-	11	-	12	-	ns	
32	tcWL	Write Command to $\overline{\text{CAS}}$ Lead Time	10	-	11	-	12	-	ns	
33	tDS	Data-in setup Time	0	-	0	-	0	-	ns	12
34	tDH	Data-in Hold Time	5	-	5	-	5	-	ns	12
35	tdHR	Data-in Hold Time to $\overline{\text{RAS}}$	26	-	28	-	30	-	ns	
36	trMW	Read-Modify-Write Cycle Time	100	-	105	-	100	-	ns	
37	trWD	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time (Read-Modify-Write)	50	-	54	-	58	-	ns	11





AC Characteristics (continued)

(VCC = 5V ± 10%, VSS = 0V, Ta = 0°C to +70°C)

#	Std Symbol	Parameter	-30		-35		-40		Unit	Notes
			Min.	Max.	Min.	Max.	Min.	Max.		
38	t <sub>CWD</sub>	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time (Read-Modify-Write)	26	-	28	-	30	-	ns	11
39	t <sub>AWD</sub>	Column Address to $\overline{\text{WE}}$ Delay Time (Read-Modify-Write)	32	-	35	-	35	-	ns	11
40	t <sub>RASS</sub>	$\overline{\text{RAS}}$ Pulse Width (Self Refresh Mode)	300	-	300	-	300	-	μs	
41	t <sub>CPN</sub>	$\overline{\text{CAS}}$ Precharge Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )	10	100K	10	100K	10	100K	ns	
42	t <sub>PC</sub>	Read or Write Cycle Time (Fast Page)	19	-	21	-	23	-	ns	14
43	t <sub>CPA</sub>	Access Time from $\overline{\text{CAS}}$ Precharge (Fast Page)	-	19	-	21	-	23	ns	13
44	t <sub>CP</sub>	$\overline{\text{CAS}}$ Precharge Time (Fast Page)	3	-	4	-	5	-	ns	
45	t <sub>PRM</sub>	Fast Page Mode RMW Cycle Time	56	-	58	-	60	-	ns	
46	t <sub>CRW</sub>	Fast Page Mode $\overline{\text{CAS}}$ Pulse Width (RMW)	-	44	-	46	-	48	ns	
47	t <sub>RASP</sub>	$\overline{\text{RAS}}$ Pulse Width (Fast Page)	30	75K	35	75K	40	75K	ns	
48	t <sub>CSR</sub>	$\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ )	0	-	0	-	0	-	ns	3
49	t <sub>CHR</sub>	$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ )	7	-	8	-	8	-	ns	3
50	t <sub>RPC</sub>	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ )	0	-	0	-	0	-	ns	
51	t <sub>ROH</sub>	$\overline{\text{RAS}}$ Hold Time Reference to $\overline{\text{OE}}$	6	-	7	-	8	-	ns	
52	t <sub>OEa</sub>	$\overline{\text{OE}}$ Access Time	-	10	-	11	-	12	ns	
53	t <sub>OEaD</sub>	$\overline{\text{OE}}$ to Data Delay	5	-	5	-	5	-	ns	
54	t <sub>OEz</sub>	Output Buffer Turn-off Delay from $\overline{\text{OE}}$	0	5	0	6	0	6	ns	8




**AC Characteristics (continued)**


(VCC = 5V ± 10%, VSS = 0V, Ta = 0°C to +70°C)


#	Std Symbol	Parameter	-30		-35		-40		Unit	Notes
			Min.	Max.	Min.	Max.	Min.	Max.		
55	t <sub>OEH</sub>	$\overline{\text{OE}}$ Command Hold Time	0	-	0	-	0	-	ns	
56	t <sub>CPT</sub>	$\overline{\text{CAS}}$ Precharge Time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Counter Test)	20	-	20	-	20	-	ns	


Notes:


1. I<sub>cc1</sub>, I<sub>cc3</sub>, I<sub>cc4</sub>, and I<sub>cc5</sub> depend on cycle rate.
2. I<sub>cc1</sub> and I<sub>cc4</sub> depend on output loading. Specified values are obtained with the outputs open.
3. An initial pause of 200µs is required after power-up followed by any 8  $\overline{\text{RAS}}$  cycles before proper device operation is achieved. In the case of an internal refresh counter, a minimum of 8  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  initialization cycles instead of 8  $\overline{\text{RAS}}$  cycles are required. 8 initialization cycles are required after extended periods of bias without clocks (greater than 8ms).
4. AC Characteristics assume  $t_r = 3\text{ns}$ . All AC parameters are measured with a load equivalent to one TTL loads and 50pF, V<sub>IL</sub> (min.) ≥ GND and V<sub>IH</sub> (max.) ≤ VCC.
5. V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
6. Operation within the t<sub>rcD</sub> (max.) limit insures that t<sub>rac</sub> (max.) can be met. t<sub>rcD</sub> (max.) is specified as a reference point only. If t<sub>rcD</sub> is greater than the specified t<sub>rcD</sub> (max.) limit, then access time is controlled exclusively by t<sub>caC</sub>.
7. Operation within the t<sub>raD</sub> (max.) limit insures that t<sub>rac</sub> (max.) can be met. t<sub>raD</sub> (max.) is specified as a reference point only. If t<sub>raD</sub> is greater than the specified t<sub>raD</sub> (max.) limit, then access time is controlled exclusively by t<sub>aa</sub>.
8. Assumes three state test load (5pF and a 380Ω Thevenin equivalent).
9. Either t<sub>rch</sub> or t<sub>rrh</sub> must be satisfied for a read cycle.
10. t<sub>off</sub> (max.) defines the time at which the output achieves the open circuit condition; it is not referenced to output voltage levels.
11. t<sub>wcs</sub>, t<sub>wch</sub>, t<sub>rwd</sub>, t<sub>cwd</sub> and t<sub>awd</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>wcs</sub> ≥ t<sub>wcs</sub> (min.) and t<sub>wch</sub> ≥ t<sub>wch</sub> (min.), the cycle is an early write cycle and data-out pins will remain open circuit, high impedance, throughout the entire cycle. If t<sub>rwd</sub> ≥ t<sub>rwd</sub> (min.) , t<sub>cwd</sub> ≥ t<sub>cwd</sub> (min.) and t<sub>awd</sub> ≥ t<sub>awd</sub> (min.), the cycle is a read-modify-write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data out at access time is indeterminate.
12. These parameters are referenced to  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$  leading edge in early write cycles and to  $\overline{\text{WE}}$  leading edge in read-modify-write cycles.
13. Access time is determined by the longer of t<sub>aa</sub> or t<sub>caC</sub> or t<sub>cpA</sub>.
14. t<sub>asc</sub> ≥ t<sub>cp</sub> to achieve t<sub>pc</sub> (min.) and t<sub>cpA</sub> (max.) values.
15. These parameters are sampled and not 100% tested.


**Word Read Cycle**


**Word Write Cycle (Early Write)**



**Word Write Cycle (Late Write)**


**Word Read-Modify-Write Cycle**



**Fast Page Mode Word Read Cycle**


**Fast Page Mode Early Word Write Cycle**





**Fast Page Mode Word Read-Modify-Write Cycle**


■ : High or Low

**RAS Only Refresh Cycle**



Note:  $\overline{WE}$ ,  $\overline{OE}$  = Don't care.


 : High or Low


**CAS Before RAS Refresh Cycle**



Note:  $\overline{WE}$ ,  $\overline{OE}$ , A0 ~ A7 = Don't care.

 : High or Low

**Timing Waveform of  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  Refresh Counter Test Cycle**


**Hidden Refresh Cycle (Word Read)**


**Hidden Refresh Cycle (Early Word Write)**


**Self Refresh Mode (A416316B-L Only)**


Note:  $\overline{WE}$ ,  $\overline{OE}$  = Don't care.

 : High or Low

**Self Refresh Mode.**
**a. Entering the Self Refresh Mode:**

The A416316B-L Self Refresh Mode is entered by using  $\overline{CAS}$  before  $\overline{RAS}$  cycle and holding  $\overline{RAS}$  and  $\overline{CAS}$  signal "low" longer than 300 $\mu$ s.

**b. Continuing the Self Refresh Mode:**

The Self Refresh Mode is continued by holding  $\overline{RAS}$  "low" after entering the Self Refresh Mode.

It does not depend on  $\overline{CAS}$  being "high" or "low" after entering the Self Refresh Mode continue the Self Refresh Mode.

**c. Exiting the Self Refresh Mode:**

The A416316B exits the Self Refresh Mode when the  $\overline{RAS}$  signal is brought "high".



**Capacitance**<sup>15</sup> (f = 1MHz, Ta = Room Temperature, VCC = 5V ± 10%)


Symbol	Signals	Parameter	Max.	Unit	Test Conditions
C <sub>IN1</sub>	A0 – A7	Input Capacitance	5	pF	V <sub>in</sub> = 0V
C <sub>IN2</sub>	$\overline{\text{RAS}}$ , $\overline{\text{UCAS}}$ , $\overline{\text{LCAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{OE}}$		7	pF	V <sub>in</sub> = 0V
C <sub>I/O</sub>	I/O <sub>0</sub> - I/O <sub>15</sub>	I/O Capacitance	7	pF	V <sub>in</sub> = V <sub>out</sub> = 0V

**Ordering Codes**

Package \ RAS Access Time	30ns	35ns	40ns	Self-Refresh
40L SOJ (400 mil)	A416316BS-30	A416316BS-35	A416316BS-40	No
40/44L TSOP type II (400mil)	A416316BV-30	A416316BV-35	A416316BV-40	No
40L SOJ (400mil)	A416316BS-30L	A416316BS-35L	A416316BS-40L	Yes
40/44L TSOP II (400mil)	A416316BV-30L	A416316BV-35L	A416316BV-40L	Yes

**Package Information**
**SOJ 40L Outline Dimensions**

unit: inches/mm



Symbol	Dimensions in inches			Dimensions in mm		
	Min	Nom	Max	Min	Nom	Max
A	-	-	0.144	-	-	3.66
A1	0.025	-	-	0.64	-	-
A2	0.105	0.110	0.115	2.67	2.79	2.92
b1	0.026	0.028	0.032	0.66	0.71	0.81
b	0.016	0.018	0.022	0.41	0.46	0.56
C	0.008	0.010	0.014	0.20	0.25	0.36
D	1.020	1.025	1.030	25.91	26.04	26.16
E	0.395	0.400	0.405	10.03	10.16	10.29
e	0.044	0.050	0.056	1.12	1.27	1.42
e1	0.355	0.366	0.376	9.114	9.383	9.652
HE	0.430	0.440	0.450	10.92	11.18	11.43
L	0.081	0.093	0.105	2.083	2.39	2.70
S	-	-	0.050	-	-	1.27
y	-	-	0.004	-	-	0.10
$\theta$	0°	-	10°	0°	-	10°


**Notes:**

1. The maximum value of dimension D includes end flash.
2. Dimension E does not include resin fins.
3. Dimension e1 is for PC Board surface mount pad pitch design reference only.
4. Dimension S includes end flash.



**Package Information**
**TSOP 40/44L (Type II) Outline Dimensions**

unit: inches/mm



Symbol	Dimensions in inches			Dimensions in mm		
	Min	Nom	Max	Min	Nom	Max
A	-	-	0.047	-	-	1.20
A1	0.002	-	0.006	0.05	-	0.15
A2	0.037	0.039	0.041	0.95	1.00	1.05
B	0.013	0.015	0.017	0.32	0.37	0.42
c	0.003	0.005	0.009	0.08	0.13	0.23
D	0.720	0.725	0.730	18.28	18.41	18.54
E	0.395	0.400	0.405	10.03	10.16	10.29
[e]	0.031 BSC			0.80 BSC		
HE	0.455	0.463	0.471	11.56	11.76	11.96
L	0.016	0.020	0.024	0.40	0.50	0.60
L1	-	0.031	-	-	0.80	-
S	-	-	0.035	-	-	0.90
y	-	-	0.004	-	-	0.10
θ	1°	3°	5°	1°	3°	5°

**Notes:**

1. The maximum value of dimension D includes end flash.
2. Dimension E does not include resin fins.
3. Dimension S includes end flash.