CMOS SRAM

Document Title

256Kx4 Bit (with OE) High Speed Static RAM(5V Operating), Evolutionary Pin out.

Revision History

Rev.No.	<u>History</u>			Draft Data	<u>Remark</u>
Rev. 0.0	Initial release with Design	Target.		Feb. 1st 1997	Design Target
Rev.1.0	Release to Preliminary Dat 1.1. Replace Design Targe			Jun. 1st 1997	Preliminary
Rev. 2.0	Release to Final Data Shee 2.1. Delete Preliminary. 2.2. Delete 17ns, L-version 2.3. Delete Voh1=3.95V. 2.4. Delete Data Retention 2.5. Relex operating currer	and Industrial Temper Characteristics and Wa		Feb. 6th 1998	Final
	Speed	Previous	Now		
	15ns	120mA	120mA		
	17ns	110mA	-		
	20ns	100mA	118mA		
Rev.3.0	3.1. Add Low power Version 3.2. Add Data Retention ch			Jul. 28th 1998	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



KM641001B/BL CMOS SRAM

256K x 4 Bit (with OE)High-Speed CMOS Static RAM

FEATURES

• Fast Access Time 15, 20ns(Max.)

• Low Power Dissipation

Standby (TTL) : 20mA(Max.) (CMOS) : 5mA(Max.)

1mA(Max) L-Ver. Only

Operating KM641001B/BL - 15 : 120mA(Max.) KM641001B/BL - 20 : 118mA(Max.)

• Single 5.0V±10% Power Supply

• TTL Compatible Inputs and Outputs

• Fully Static Operation

- No Clock or Refresh required

• Three State Outputs

• 2V Minimum Data Retention ; L-Ver. only


· Standard Pin Configuration

KM641001B/BLJ: 28-SOJ-400A


GENERAL DESCRIPTION

The KM641001B is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits. The KM641001B/BL uses 4 common input and output lines and has at output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM641001B/BL is packaged in a 400 mil 28-pin plastic SOJ.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top View)



PIN FUNCTION

Pin Name	Pin Function
A0 - A17	Address Inputs
WE	Write Enable
CS	Chip Select
ŌĒ	Output Enable
I/O1 ~ I/O4	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection



CMOS SRAM

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	VIN, VOUT	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation	PD	1.0	W
Storage Temperature	Тѕтс	-65 to 150	°C
Operating Temperature	TA	0 to 70	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.2	-	Vcc+0.5**	V
Input Low Voltage	VIL	-0.5*	-	0.8	V

^{*} $V_{IL}(Min) = -2.0V \text{ a.c}(Pulse Width } \le 10ns) \text{ for } I \le 20mA$.

DC AND OPERATING CHARACTERISTICS (TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	I⊔	Vin=Vss to Vcc		-2	2	μΑ
Output Leakage Current	ILO	CS=VIH or OE=VIH or WE=VIL VOUT=VSS to VCC	-2	2	μА	
Operating Current	Icc	Min. Cycle, 100% Duty	15ns	=	120	mA
		CS=VIL, VIN=VIH or VIL, IOUT=0mA	20ns	=	118	
Standby Current	Isb	Min. Cycle, CS=Vін	"	=	20	mA
	ISB1	f=0MHz, CS≥Vcc-0.2V,	Normal	=	5	mA
		Vin≥Vcc-0.2V or Vin≤0.2V	L-ver	=	1	mA
Output Low Voltage Level	Vol	IoL=8mA		-	0.4	V
Output High Voltage Level	Voн	IoH=-4mA		2.4	-	V

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF

^{*} Capacitance is sampled and not 100% tested.



^{**} VIH(Max) = Vcc + 2.0V a.c (Pulse Width ≤10ns) for I ≤ 20mA


CMOS SRAM

AC CHARACTERISTICS(TA=0 to 70°C, VCC=5.0V±10%, unless otherwise noted.)


TEST CONDITIONS

Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

Output Loads(A)



Output Loads(B) for tHz, tLz, tWHz, tOW, tOLz & tOHz



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM64100	KM641001B/BL-15		KM641001B/BL-20	
Farameter	Symbol	Min	Max	Min	Max	Unit
Read Cycle Time	trc	15	-	20	-	ns
Address Access Time	tAA	-	15	-	20	ns
Chip Select to Output	tco	-	15	-	20	ns
Output Enable to Valid Output	toe	-	8	-	10	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	ns
Output Enable to Low-Z Output	toLZ	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	6	0	8	ns
Output Disable to High-Z Output	tonz	0	6	0	8	ns
Output Hold from Address Change	tон	3	-	3	-	ns
Chip Selection to Power Up Time	tpu	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	15	-	20	ns


CMOS SRAM

WRITE CYCLE


Parameter	Symbol KM641001B/BL-15		1B/BL-15	KM64100	Unit	
Farameter	Syllibol	Min	Max	Min	Max	Onit
Write Cycle Time	twc	15	-	20	-	ns
Chip Select to End of Write	tcw	10	-	12	-	ns
Address Set-up Time	tas	0	-	0	-	ns
Address Valid to End of Write	taw	10	-	12	-	ns
Write Pulse Width(OE High)	twp	10	-	12	-	ns
Write Pulse Width(OE Low)	tWP1	15	-	20	-	ns
Write Recovery Time	twr	0	-	0	-	ns
Write to Output High-Z	twnz	0	8	0	10	ns
Data to Write Time Overlap	tow	7	-	9	-	ns
Data Hold from Write Time	tDH	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	ns

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)






CMOS SRAM

NOTES(READ CYCLE)


- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.

 3. thz and tohz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Voh or
- 4. At any given temperature and voltage condition, thz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV space from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with $\overline{\text{CS}}=\text{V}_{\text{IL}}$.
- 7. Address valid prior to coincident with CS transition low.
 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)




TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)





CMOS SRAM

TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.

 2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low A write ends at the earliest transition CS going high or WE going high. twp is measured from the beginning of write to the end of
- 3. tcw is measured from the later of $\overline{\text{CS}}$ going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change. twn applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
- 6. If $\overline{\text{OE}}$, $\overline{\text{CS}}$ and $\overline{\text{WE}}$ are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10.When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be



CMOS SRAM

FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	Supply Current
Н	X	X*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	Icc
L	Н	L	Read	Dout	Icc
L	L	Х	Write	Din	Icc


^{*} X means Don't Care.

DATA RETENTION CHARACTERISTICS*(TA=0 to 70°C)

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Vcc for Data Retention	VDR	CS ≥Vcc-0.2V	2.0	-	5.5	V
Data Retention Current	IDR	Vcc=3.0V, CS ≥Vcc-0.2V Vin≥Vcc-0.2V or Vin≤0.2V	-	-	0.4	mA
Data Retention Set-Up Time	tsdr	See Data Retention	0	-	-	ns
Recovery Time	trdr	Wave form(below)	5	-	-	ms

^{*} Data Retention Characteristic is for L-ver only.

DATA RETENTION WAVE FORM





CMOS SRAM

PACKAGE DIMENSIONS

Units:millimeters/Inches

28-SOJ-400A

