### **Regulator ICs**

w DataSheet4

# 2-channel switching regulator controller BA9743AFV

The BA9743AFV is a 2-channel switching regulator controller that uses a pulse width modulation (PWM) system. Both channels can be used for DC / DC converter operations including step up, step down, and inverting. Because the IC is compactly packaged, it is best suited for use as a power supply in portable equipment.

#### Applications

DC / DC converters in VCRs, notebook computers, etc.

#### Features

- 1) Built-in reference voltage current ( $\pm 1\%$ ).
- 2) Timer latch, short-circuit protection circuit is built in.
- Circuit to prevent malfunction during low input voltage is built in.
- 4) Built-in reference voltage (2.505V) output pin.
- 5) Rest period is adjustable over the whole range of duty ratio.

•Absolute maximum ratings (Ta =  $25^{\circ}$ C)

Parameter	Symbol	Limits	Unit
Power supply voltage	Vcc	36	V
Power dissipation	Pd	450* <sup>1</sup>	mW
Operating temperature	Topr	-40~+85	°C
Storage temperature	Tstg	-55~+125	ĉ
Output pin current	lo	120* <sup>2</sup>	mA
Output pin voltage	Vo	36	V

\*1 Reduced by 4.5 mW for each increase in Ta of 1  $^\circ\!C$  over 25  $^\circ\!C$ 

(when mounted on a board  $50.0 \times 50.0 \times 1.6$  mm).


\*2 Should not exceed Pd- or ASO-value.

#### •Recommended operating conditions (Ta = $25^{\circ}$ )

Parameter	Symbol	Min.	Тур.	Max.	Unit
Power supply voltage	Vcc	3.6	6.0	35	V
Output pin current	lo	—	_	100	mA
Output pin voltage	Vo	—	_	35	V
Error amplifier input voltage	Vом	0.3	_	1.6	V
Timing capacitance	Сст	100	_	15000	pF
Timing resistance	Rrt	5.1	_	50	kΩ
Oscillation frequency	Fosc	10	_	800	kHz



#### Block diagram



#### Pin descriptions

	-			
Pin No.	Pin name	Function		
1	СТ	External timing capacitance		
2	RT	External timing resistance		
3	NON1	Positive input for error amplifier 1		
4	INV1	Negative input for error amplifier 1		
5	FB1	Output for error amplifier 1		
6	DT1	Output 1 dead time / soft start setting		
7	OUT1	Output 1		
8	GND	Ground		
9	Vcc	Power supply		
10	OUT2	Output 2		
11	DT2	Output 2 dead time / soft start setting		
12	FB2	Output for error amplifier 2		
13	INV2	Negative input for error amplifier 2		
14	NON2	Positive input for error amplifier 2		
15	SCP	Timer latch setting		
16	Vref	Reference voltage (2.505 V) output		
		•		



Electrical characteristics	(unless otherwise noted	Ta = $25^{\circ}$ C and $V_{cc}$ = $6V$
		1a - 25 C and vcc - 0v

Symbol	Min.	Тур.	Max.	Unit	Conditions	
Vref	2.48	2.505	2.53	V	I <sub>ref</sub> =1mA	
Vdli	—	1	10	mV	Vcc=3.6~35V	
Vdlo	_	1	10	mV	I <sub>ref</sub> =0~5mA	
ction						
Fosc	320	400	480	kHz	Rrt=10kΩ, Cct=220pF	
Fdv	_	1	-	%	Vcc=3.6~35V	
Vıт	1.48	1.64	1.80	V		
Vstb	_	50	100	mV	No pull-up	
Vlt	_	30	100	mV	No pull-up	
ISCP	1.5	2.5	3.5	μA		
Vст	0.95	1.05	1.15	V	5pin, 12pin	
t section>					•	
V <sub>t0</sub>	1.87	1.97	2.07	V	Duty cycle=0%	
Vt100	1.38	1.48	1.58	V	Duty cycle=100%	
Don	45	55	65	%	$V_{ref}$ is divided by 13k and 27k $\Omega$ resistors	
Івот	_	0.1	1	μA	DT1, DT2=2.0V	
Іот	200	560	_	μA	DT1, DT2=0V	
Vdt	2.28	2.48	_	V	I <sub>DT</sub> =40 μ A	
tion circui	t section	$\rangle$			· ·	
Vut	2.23	2.53	2.83	V		
			1			
Vio	_	-	6	mV		
lio	_	_	30	nA		
Ів	_	15	100	nA		
AV	70	85	_	dB		
Vом	0.3	_	1.6	V	Vcc=3.6~35V	
CMRR	60	80	_	dB		
Vон	2.3	2.5	_	V		
Vol	_	0.7	0.9	V		
loi	3	20	_	mA	FB=1.25V	
loo	45	75	_		FB=1.25V	
	_	_		,		
Vto	1.87	1.97	2.07	V	Duty cycle=0%	
Vt100	1.38	1.48	1.58	V	Duty cycle=100%	
VSAT	_	0.8	1.2	V	lo=75mA	
IREAK	_	-	5	μA	Vo=35V	
		1			1	
lccs	_	1.3	1.8	mA	When output is OFF	
					· · · · · · · · · · · · · · · · · · ·	
	Vref    VDLI    VDLO    ction>    Fosc    FDV    VIT    VSTB    VLT    ISCP    VCT    it section>    Vt00    DON    IBDT    IDT    VDT    Ition circui    VUT    VI0    II0    II00    V100	Vref  2.48    VDLI  —    VDLO  —    VDLO  —    ection>  Fosc  320    FDV  —  —    VIT  1.48  VSTB  —    VLT  —  —  —    VLT  —  —  —    VLT  —  —  —    VCT  0.95  …  …    VCT  0.95  …  …    VT0  1.87  …  …    V100  1.38  DON  45    IBDT  —  …  …    IDT  200  VDT  2.28    OUT  2.23  …  …    VID  —  …  …    IID  —  …  …    IID  —  …  …    IID  —  …  …    IID  …  …  …    IDO  …	Vret  2.48  2.505    VDLI  —  1    VDLO  —  1    VDLO  —  1    VDLO  —  1    Posc  320  400    Fosc  320  400    Fox  —  1    VIT  1.48  1.64    VsTB  —  50    VLT  —  30    IscP  1.5  2.5    VcT  0.95  1.05    it section>  1.87  1.97    Vt100  1.38  1.48    Don  45  55    IBDT  —  0.1    IDT  200  560    VDT  2.28  2.48    ntion circuit section>	Vref  2.48  2.505  2.53    VDLI  —  1  10    VDLO  —  1  10    VDLO  —  1  10    POLO  —  1  10    POLO  —  1  10    POLO  —  1  10    POLO  —  1  —    Fosc  320  400  480    FDV  —  1  —    Vir  1.48  1.64  1.80    Vsrb  —  50  100    VLT  —  30  100    Iscp  1.5  2.5  3.5    Vcr  0.95  1.05  1.15    tsection)  45  55  65    IBDT  —  0.1  1    Ibr  200  560  —    VbT  2.23  2.53  2.83    Vio  —  —  6	Vref  2.48  2.505  2.53  V    VDLI  —  1  10  mV    VDL0  —  1  10  mV    VDL0  —  1  10  mV    vDL0  —  1  10  mV    Fosc  320  400  480  kHz    Fov  —  1  —  %    Vr  1.48  1.64  1.80  V    VsrB  —  50  100  mV    VLT  —  30  100  mV    VLT  —  30  100  mV    VLT  —  30  100  mV    Iscp  1.5  2.5  3.5  μA    Vct  0.95  1.05  1.15  V    Iscp  1.87  1.97  2.07  V    V100  1.87  1.97  2.07  V    Don  45  55  65	

## Regulator ICs

#### Timing chart





Fig.1



#### Electrical characteristic curves






Fig.5 Gain and phase plotted against frequency for the error amplifier (40dB close)

•External dimensions (Units: mm)

