

PRTR5V0U4AD

Integrated quad ultra-low capacitance ESD protection

Rev. 01 — 17 December 2007

Product data sheet

1. Product profile

1.1 General description

The PRTR5V0U4AD is designed to protect Input/Output (I/O) ports that are sensitive concerning capacitive load, such as USB 2.0, Ethernet, Digital Video Interface (DVI), etc. from destruction by ElectroStatic Discharges (ESD). It provides protection to downstream signal and supply components from ESD voltages as high as ± 8 kV (contact discharge).

The PRTR5V0U4AD incorporates four pairs of ultra-low capacitance rail-to-rail diodes plus an additional Zener diode. The rail-to-rail diodes are connected to the Zener diode which allows ESD protection to be independent of the availability of a supply voltage.

The PRTR5V0U4AD is fabricated using thin film-on-silicon technology integrating four ultra-low capacitance rail-to-rail ESD protection diodes in a miniature 6-lead SOT457 package.

1.2 Features

- ESD protection compliant to IEC 61000-4-2 level 4, ±8 kV contact discharge
- Low voltage clamping due to integrated Zener diode
- Four ultra-low input capacitance (1 pF typical) rail-to-rail ESD protection diodes
- Small 6-lead SOT457 package

1.3 Applications

- General-purpose downstream ESD protection of high frequency analog signals and high-speed serial data transmission for ports inside:
 - Cellular mobile handsets
 - ◆ USB 2.0 and IEEE 1394 ports in PC or notebook
 - ◆ Interfaces: DVI and High Definition Multimedia Interface (HDMI)
 - Cordless telephones
 - Wireless data systems: Wide Area Network (WAN) and Local Area Network (LAN)
 - Personal Digital Assistants (PDAs)





Integrated quad ultra-low capacitance ESD protection

Pinning information 2.

Table 1.	Pinning		
Pin	Description	Simplified outline	Symbol
1	ESD protection I/O 1		
2	supply voltage (V _{CC})	<u> </u>	6 5 4
3	ESD protection I/O 2		
4	ESD protection I/O 3	0	$ x x \perp x x $
5	ground (GND)	□ □ □ 1 □ 2 □ 3	
6	ESD protection I/O 4		1 2 3
			001aah445

Ordering information

Table 2. **Ordering information**

Type number	Package		
	Name	Description	Version
PRTR5V0U4AD	TSOP6	plastic surface-mounted package (TSOP6); 6 leads	SOT457

Limiting values 4.

Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{I}	input voltage		0	5.5	V
V _{esd}	electrostatic discharge voltage	all pins; IEC 61000-4-2 level 4			
		contact discharge	-8	+8	kV
		air discharge	-15	+15	kV
T _{stg}	storage temperature		-55	+125	°C

Recommended operating conditions 5.

Table 4. **Operating conditions**

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T_{amb}	ambient temperature		-40	-	+85	°C

PRTR5V0U4AD_1 © NXP B.V. 2007. All rights reserved.

PRTR5V0U4AD

Integrated quad ultra-low capacitance ESD protection

6. Characteristics

Table 5. Characteristics

 $T_{amb} = 25 \,^{\circ}C$ unless otherwise specified.


anno	<u>'</u>					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
C _(I/O-GND)	input/output to ground capacitance	$V_{(I/O-GND)} = 0 V;$ $V_{CC} = 3.0 V;$ f = 1 MHz	[1] -	1.0	-	pF
I _{LR}	reverse leakage current	$V_{(I/O-GND)} = 3.0 \text{ V}$	<u>[1]</u> _	-	100	nA
V_{BR}	breakdown voltage	$I_I = 1 \text{ mA}$	6	-	9	V
C _{sup}	supply pin to ground capacitance	$V_{(I/O-GND)} = 0 \text{ V};$ $V_{CC} = 3.0 \text{ V};$ f = 1 MHz	[2] _	40	-	pF
V_{F}	forward voltage		-	0.7	-	V

^[1] Measured from pins 1, 3, 4 and 6 to ground (GND).

7. Application information

The PRTR5V0U4AD is optimized to protect e.g. two USB 2.0 ports against ESD. Each device is capable to protect both USB data lines and the V_{BUS} supply.

A typical application is shown in Figure 1.



^[2] Measured from pin 2 to ground (GND).

Integrated quad ultra-low capacitance ESD protection

8. Package outline

Plastic surface-mounted package (TSOP6); 6 leads

SOT457




Fig 2. Package outline SOT457 (TSOP6)

PRTR5V0U4AD_1 © NXP B.V. 2007. All rights reserved.

PRTR5V0U4AD

Integrated quad ultra-low capacitance ESD protection

9. Revision history

Table 6. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PRTR5V0U4AD_1	20071217	Product data sheet	-	-

5 of 7

Integrated quad ultra-low capacitance ESD protection

10. Legal information

10.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

10.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

10.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

10.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

11. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

NXP Semiconductors

PRTR5V0U4AD

Integrated quad ultra-low capacitance ESD protection

12. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications
2	Pinning information
3	Ordering information
4	Limiting values
5	Recommended operating conditions
6	Characteristics
7	Application information
8	Package outline
9	Revision history
10	Legal information
10.1	Data sheet status 6
10.2	Definitions6
10.3	Disclaimers
10.4	Trademarks6
11	Contact information
12	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



All rights reserved.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 17 December 2007

Document identifier: PRTR5V0U4AD_1

