

Version: 1.0

液晶之友 电话: 020-33819057 Http://www.lcdfriends.com

TECHNICAL SPECIFICATION

MODEL NO.: PA064DS1

Customer's Approved	
Customer	
Date	
Ву	
	☐PVI's Confirmation
	Approved By
	Prepared By
	PRIME VIEW INTERNATIONAL CO.,LTD. 3,LI SHIN RD. 1,SCIENCE-BASED INDUSTRIAL PARK,HSINCHU,TAIWAN,R.O.C.

This technical specification is subject to change without notice. Please return 1 copy with your signature on this page for approval.

Date : Oct. 29 , 2002

Http://www.pvi.com.tw



TECHNICAL SPECIFICATION

CONTENTS

NO.	ITEM	PAGE
ı	Cover	1
ı	Contents	2
1	Application	3
2	Features	3
3	Mechanical Specifications	3
4	Mechanical Drawing of TFT-LCD module	4
5	Input / Output Terminals	5
6	Absolute Maximum Ratings	7
7	Electrical Characteristics	7
8	Power Sequence	20
9	Optical Characteristics	20
10	Handling Cautions	24
11	Reliability	25
12	Indication of Lot Number Label	25
13	Block Diagram	26
14	Packing	27
-	Revision History	28

The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd.

Page:2



1. Application

This technical specification applies to 6.4" color TFT-LCD module , PA064DS1. The applications of the panel are car TV , portable DVD , GPS , multimedia applications and others AV system.

2. Features


- . Compatible with NTSC & PAL system
- . Pixel in stripe configuration
- . Slim and compact
- . High Brightness
- . Image Reversion : Up/Down and Left/Right

3. Mechanical Specifications

Parameter	Specifications	Unit
Screen Size	6.4 (diagonal)	inch
Surface Treatment	Anti-Glare+WV film	
Display Format	960 (H)× 234 (V)	dot
Active Area	129.60 (H)× 97.34 (V)	mm
Dot Pitch	0.135 (H)× 0.416 (V)	mm
Pixel Configuration	Stripe	
Outline Dimension	156.3 (W)× 119.8 (H)× 14.3 (D)(Typ.)	mm
Weight	235±10	g



4. Mechanical Drawing of panel





5. Input / Output Terminals

5-1) TFT-LCD Panel Driving

Pin No	Symbol	I/O	Description	Remark
1	HSY	I/O	Horizontal Sync. Input / Output	Note 5-1
2	POLC	0	Video Polarity Alternating Signal	
3	CSY	I	Composite Sync. Signal	Note 5-1
4	V_{GH}	I	Gate on voltage	Note 5-2
5	V_{GL}	Ι	Gate off voltage	Note 5-3
6	V_{B}	I	Video Input B	
7	V_R	I	Video Input R	
8	V_{G}	Ι	Video Input G	
9	GND	Ι	GND	
10	V_{DD}	I	Digital power input	Note 5-4
11	V_{CC}	I	Analogue power input for source driver	Note 5-5
12	GND	I	GND	
13	CKC	I	Select Pin for Internal / External Clock Mode	N (5 4
14	VSY	I/O	Vertical Sync. Input / Output	Note 5-1
15	PSI	I	Synchronize Pulse for Decoder	Note 5-6
16	COMPS	I	Select Pin for Composite Sync. Mode & Sync. Separate Mode	
17	VIY	-	Vertical Sync. Input Pin for Sync. Separate Mode	Note 5-1
18	U/D	I	Up/Down Control for gate driver	
19	R/L	I	Left/Right Control for source driver	
20	NP	ı	NTSC / PAL Input	Note 5-9

Note 5-1: The relation between Pin13 (CKC) and Pin 16 (COMPS):

Pin13 (CKC)	Pin16 (COMPS)	Pin 1 (HSY)	Pin3 (CSY)	Pin14 (VSY)	Pin17 (VIY)
High	High	HSY output	CSY input	VSY output	NC
High	Low	HSY output	CSY (H _{sync.}) input	VSY output	VIY (V _{sync.}) input
Low	-	Hsync. input	External clock	Vsync. input	NC

Note 5-1-1 : CKC = High , COMPS = High (Composite sync. mode & Internal clock mode)

- a. If CKC = 1, COMPS = 1 the phase lock loop (PLL) is adopted in the LCD module (internal clock mode).
- b. Input sync. is CSY.
- c. Output sync. are Horizontal Sync ($\overline{\mbox{HSY}}$, Pin 1) and Vertical Sync ($\overline{\mbox{VSY}}$, Pin 14).

The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd.

Page:5



Note 5-1-2 : CKC = High , COMPS = Low (Sync. Separate mode & Internal clock mode)

- a. If CKC = 1, COMPS = 0 the phase lock loop (PLL) is adopted in the LCD module (internal clock mode).
- b. Input sync. are Horizontal sync. (CSY, Pin3) and Vertical sync. (VIY, Pin17).
- c. Output sync. are Horizontal Sync (HSY , Pin 1) and Vertical Sync (VSY , Pin 14).

Note 5-1-3 : CKC = Low , COMPS = Don't care (External clock mode)

- a. If CKC = 0, the phase lock loop (PLL) is not adopted in the LCD module.
- b. If CKC = 0, the external clock input frequency of Pin 3 is 6.4 MHz.
- c. Input external Vertical Sync (\overline{VSY} , Pin 14) and Horizontal Sync (\overline{HSY} , Pin 1) to synchronize the LCD module.
- d. The pulse width of external Horizontal Sync input is $4.7\mu s^{\pm}$ 2 μs . The pulse width of external Vertical Sync input is $2H\sim4H$.
- e. The pulse length of external input Vertical Sync of system is 262H± 4H.

Note 5-1-4: If there is any question about CKC = 0, please contact PVI.


Note 5-2: V_{GH} TYP. = +17V

Note 5-3: V_{GI} TYP.=-15V

Note 5-4 : V_{DD} TYP.=+5V

Note 5-5 : V_{CC} TYP. = +5V

Note 5-6: The frequency of PSI is 15.75KHz.



Note 5-7: Default Hi (+5V) for shift Right; Input Low (0V) for inverse (shift Left).

Note 5-8: Default Hi (+5V) for DOWN; Low (0V) for UP.

Note 5-9: NTSC = Hi (+5V), PAL = LOW (0V).

The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd.

Page:6



6. Absolute Maximum Ratings

The followings are maximum values, which if exceeded, may cause faulty operation or damage to the unit.

GND = 0 V, Ta = $25 \degree \text{C}$

Parameter		Symbol	MIN.	MAX.	Unit	Remark
Supply Voltage	Analog	V_{CC}	-0.3	+7.0	V	
For Source Driver	Digital	V_{DD}	-0.3	+7.0		
Supply Voltage	Positive	V_{GH}	-0.3	+45	V	
For Gate Driver	Negative	V_{GL}	-23	+0.3	V	
		$V_{GH} V_{GL}$	+15	+40	V	
Analog input voltage		V_{Video}	-0.3	+7.3	V	Note 6-1
Digital input signals			-0.5	+5.5	V	Note 6-2
Digital output signals			-0.5	+5.5	V	Note 6-2
Storage Temperature			-30	+80	$^{\circ}\!\mathbb{C}$	
Operation Temperature			-20	+70	$^{\circ}\!\mathbb{C}$	Note 6-3

Notes 6-1 : Analog Input Voltage means V_R,V_G,V_B.

Notes 6-2: HSY, POLC, CSY, VSY, CKC, PSI, COMPS, VIY

Notes 6-3 : Operating Temperature define that contrast, response time, other display


optical character are Ta=+25.

7. Electrical Characteristics

7-1) Operating Condition

Item		Symbol	Min.	Тур.	Max.	Unit	Remark
		V_{CC}	+4.5	+5.0	+5.5	V	
		V_{DD}	+4.5	+5.0	+5.5	V	
Power Suppl	y	V_{GH}	+15.0	+17.0	+19.0	V	
				-15.0	-14.0	V	DC Component of V _{GL}
	Video Signal		-	+4.0	+4.2	V _{P-P}	AC Component Note 7-1
(V_R, V_G, V_B)		V_{iDC}	-	+2.5	-	V	DC Component
Digital input valtage	H Level	V _{IH}	+0.7 V _{DD}	-	V_{DD}	V	
Digital input voltage	L Level	V _{IL}	-0.3	-	+0.3 V _{DD}	V	
Digital output voltage	H Level	V _{OH}	+0.7 V _{DD}	-	V_{DD}	V	
Digital output voltage	L Level	V _{OL}	-0.3	-	+0.3 V _{DD}	V	

Note 7-1: Both NTSC and PAL system Video Signal input waveform is based on 8 steps gray scale.





7-2) Current Consumption (GND=0V)

Ta= 25 ℃

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Comment for Driver	I_{GH}	V_{GH} =+17 V	ı	0.07	0.09	mA	
	I_{GL}	V_{GL} =-15 V	-	9.10	9.50	mA	V _{GL} center voltage
Current for Driver	I _{CC}	V _{CC} =+5V	-	8.05	8.20	mA	
	I _{DD}	V _{DD} =+5V	-	19.40	20.10	mA	

7-3) Backlight driving & Power Consumption

Pin No	Symbol	Description	Remark
1	VL1	Input terminal (Hi voltage side)	
3	VL2	Input terminal (Low voltage side)	Note 7-3

Note 7-3: Low voltage side of backlight inverter connects with Ground of inverter circuits.

Ta= 25 [℃]

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
Lamp voltage	V _L	450	560	730	Vrms	I∟=6mA
Lamp current	ΙL	4	6	8	mA	
Lamp frequency	F_L	40	60	80	KHz	Note 7-4
Kick-off voltage(25 [°] C)	Vs	-	730	840	Vrms	

Note 7-4: The waveform of lamp driving voltage should be as closed to a perfect SIN wave as possible.

Power Consumption

Ta= 25 [℃]

Parameter	Symbol	Conditions	TYP.	Unit	Remark
LCD Panel Power Consumption			285.53	mW	Note 7-5
Backlight Lamp Power Consumption			3.36	W	Note 7-6
Total Power Consumption			3.65	W	

Note 7-5: The power consumption for backlight is not included.

Note 7-6: Backlight lamp power consumption is calculated by $I_L \times V_L$.

7-4) Input / Output Connector

A) LCD Module Connector 52207-2017 (Molex) FFC Up Connector, 20 Pins

Pitch: 1.0 mm


B) Backlight Connector JST BHR-03VS-1

> Pin No.: 3 Pitch: 4 mm

Pink : High Voltage White : Low Voltage




7-5) Input / Output signal timing chart



a) Composite sync. & sync. separate mode's timing

Parameter			Symbol	MIN.	TYP.	MAX.	Unit	Remarks
Horizontal	Fraguanay	NTSC	FHO(N)	-	15.75	-	KHz	
Sync. Output	Frequency	PAL	F _{HO} (P)	-	15.63	-	KHz	
Pulse	Pulse Width		T_{HO}	4.4	4.7	5.0	$\mu\mathbf{s}$	
	Phase Differ	ence	T_{HP}	0	2	-	μ s	
	Rising Time		T _{HR}	-	-	0.05	μ s	
	Falling Time		T _{HF}	-	-	0.05	μ s	
Vertical Sync.	Lraguancy	NTSC			fh/262.5			
Output Pulse		PAL			fh/312.5			
	Pulse Width		T_VO	-	4H	-	μ s	
	Phase	NTSC	$T_{VPO(N)}$	-	1H	-		odd field
	Difference	PAL	$T_{VPO(P)}$	-	1H	-	μ s	
	Phase Difference	NTSC	T _{VPE(N)}	-	1.5H	-		even field
		PAL	T _{VPE(P)}	-	0.5H	-	μ s	





b) External clock mode's timing

Parameter		Symbol	MIN.	TYP.	MAX.	Unit	Remarks
Input Clock	Frequency	f_{CLI}	5.8	6.4	7.0	MHz	
signal	Hi pulse width	au wh	20.0	-	-	ns	
	Lo pulse width	$ au_{WL}$	20.0	ı	-	ns	
	Rising edge time	au rCLI	-	ı	10.0	ns	
	Falling edge time	au fcli	-	-	10.0	ns	
Input Horizontal	Frequency	f_{HI}	f _{CLI} / 430	f _{CLI} / 406	f _{CLI} / 396	Hz	
synchronize	Pulse width	au HI	1.0	5.0	9.0	μ s	
signal	Rising edge time	au rHI	-	ı	0.05	μ s	
	Falling edge time	au fhi	-	ı	0.05	μ s	
Input Vertical	Frequency	f_{VI}	50	f _{HI} / 262	f _{HI} / 258	Hz	
Synchronize	Pulse width	au VI (P)	1H	3H	5H		
signal	Rising edge time	au rVI2	-	ı	0.5	μ s	
	Falling edge time	au fVI2	-	ı	0.5	μ s	
Data set up time		t _{su1}	25	ı	-	ns	
Data hold time		t _{HO1}	25	-	-	ns	
Data set up time		t _{SU2}	1.0	ı	-	μ s	
Data hold time		t_{HO2}	1.0	-	-	μ s	

7-6) Display Time Range

Composite sync. & sync. separate mode The Both two timing can adjust with H-position

- A) When sync. signal of NTSC system is applied.
 - a) Horizontally $11.35 \sim 61.36 \,\mu$ s.
 - b) Vertical 22 ~ 255 H
- B) When sync. signal of PAL system is applied.
 - a) Horizontally 11.54 ~ 61.9 μ s .
 - b) Vertical 30 ~ 302 H
 - c) Odd field: Scan lines 14n+7 14n+13 (n=2,3,4...) are not displayed. Even field: Scan lines 14n+4 14n+10 (n=2,3,4...) are not displayed.

External clock mode (CKC = "LOW")

a) Horizontally direction

69 ~ 388 CLK from the falling edge of HSY


CLK means input external clock. (6.4MHz TYP.)

b) Vertical direction

22 ~ 255 H from the falling edge of VSY




C) NTSC System (Composite sync. mode)



The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd.

Page:11






The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd.


Page:12



D) PAL System (Composite sync. mode)








The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd.


Page:14



E) NTSC System (Sync. separate mode)








The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd.


Page:16



F) PAL System (Sync. separate mode)










G) External clock mode (CKC = "LOW") HSY tH01 HSY MCLK VSY



8. Power on Sequence(Voltage source) The Power on Sequence only effect by V_{CC} , V_{SS} , V_{DD} , V_{GL} and V_{GH} , the others do not care.



- 1) $10\text{ms} \leq T1 < T2$
- 2) $0ms<T3 \le T4 \le 10ms$

9. Optical Characteristics

9-1) Specification

Ta = 25[°]C

Parameter		Symbol	Condition	MIN.	TYP.	MAX.	Unit	Remarks
Viewing	Horizontal	heta 21 , $ heta$ 22		± 55	± 60		deg	
Angle	Vertical	θ 12 (to 12		35	40		deg	
		o'clock)	CR≧10	33	40		ueg	Note 9-3
		θ 11 (to 6 o'clock)		50	55		deg	
		o clock)	At autimainad					
Contrast Ratio		CR	At optimized Viewing angle	110	150			Note 9-1
Response time	Rise	Tr	<i>θ</i> =0°		15	30	ms	Note 9-4
	Fall	Tf	0 =0		25	50	ms	Note 9-4
Transmission	Ratio	T		9.5	10.0	-	%	
Uniformity		J		75	80		%	Note 9-5
Brightness				300	330		cd/m²	Note 9-2
\ \		Х		0.270	0.300	0.330		
White		Υ	$\theta = 0^{\circ}$	0.280	0.310	0.340		Note 9-2
Chromaticity		Tc		6300	7800	9300		
Lamp Life Time	+25 ℃			10,000			hr	

The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd.

Page:20



Note 9-1 : CR = Luminance when LCD is White Luminance when LCD is Black

Contrast Ratio is measured in optimum common electrode voltage.


The test configurations of contrast ratio see section 10-2.

Note 9-2 : 1.Topcon BM-7(fast) luminance meter 2.0 $^{\circ}\,$ field of view is used in the testing (after

20~30 minutes operation).

2.Lamp current : 6 mA 3.Inverter model : TDK-347.

Note 9-3: The definition of viewing angle diagram




The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd.

Page:21



Note 9-4: The definitions of response time



Note 9-5: The uniformity of LCD is defined as

U = The Minimum Brightness of the 9 testing Points


The Maximum Brightness of the 9 testing Points Luminance meter: BM-5A or BM-7 fast (TOPCON)

Measurement distance : 500 mm +/- 50 mm

Ambient illumination: < 1 Lux


Measuring direction: Perpendicular to the surface of module

The test pattern is white (Gray Level 63).







9-2) Test Configuration



· R, G, B Waveform of Pattern A at Testing Point



RGB





10. Handling Cautions

10-1) Mounting of module

- a) Please power off the module when you connect the input/output connector.
- b) Please connect the ground pattern of the inverter circuit surely. If the connection is not perfect, some following problems may happen possibly.
 - 1. The noise from the backlight unit will increase.
 - 2. The output from inverter circuit will be unstable.
 - 3.In some cases a part of module will heat.
- c) Polarizer which is made of soft material and susceptible to flaw must be handled carefully.
- d) Protective film (Laminator) is applied on surface to protect it against scratches and dirt. It is recommended to peel off the laminator before use and taking care of static electricity.

10-2) Precautions in mounting

- a) When metal part of the TFT-LCD module (shielding lid and rear case) is soiled, wipe it with soft dry cloth.
- b) Wipe off water drops or finger grease immediately. Long contact with water may cause discoloration or spots.
- c) TFT-LCD module uses glass which breaks or cracks easily if dropped or bumped on hard surface. Please handle with care.
- d) Since CMOS LSI is used in the module. So take care of static electricity and earth yourself when handling.

10-3) Adjusting module

- a) Adjusting volumes on the rear face of the module have been set optimally before shipment.
- b) Therefore, do not change any adjusted values. If adjusted values are changed, the specifications described may not be satisfied.

10-4) Others

- a) Do not expose the module to direct sunlight or intensive ultraviolet rays for many Hours.
- b) Store the module at a room temperature place.
- c) The voltage of beginning electric discharge may over the normal voltage because of leakage current from approach conductor by to draw lump read lead line around.
- d) If LCD panel breaks, it is possibly that the liquid crystal escapes from the panel. Avoid putting it into eyes or mouth. When liquid crystal sticks on hands, clothes or feet. Wash it out immediately with soap.
- e) Observe all other precautionary requirements in handling general electronic components.
- f) Please adjust the voltage of common electrode as material of attachment by 1 module.

10-5) Polarizer mark

The polarizer mark is to describe the direction of wide view angle film how to mach up with the rubbing direction.



11. Reliability

No.	Test Item	Test Condition			
1	High Temperature Storage Test	Ta = +80°C, 240 hrs			
2	Low Temperature Storage Test	Ta = -30°ℂ, 240 hrs			
3	High Temperature Operation Test	Ta = +70°C, 240 hrs			
4	Low Temperature Operation Test	Ta = -20°ℂ, 240 hrs			
5	High Temperature & High Humidity Operation Test	Ta = +60℃ , 80%RH , 240 hrs			
6	Thermal Cycling Test (non-operating)	-25° C → $+25^{\circ}$ C → $+70^{\circ}$ C, 200 Cycles 30 min 5min 30 min			
7	Vibration Test (non-operating)	Frequency : 10 ~ 55 H _Z Amplitude : 1.5 mm Sweep time : 11 mins Test Period : 6 Cycles for each direction of X, Y, Z			
8	Shock Test (non-operating)	100G, 6ms Direction: ± X, ± Y, ± Z Cycle: 3 times			
9	Electrostatic Discharge Test (non-operating)	$150 \mathrm{pF}, 330\Omega$ Air : $\pm15 \mathrm{KV}$; Contact : $\pm8 \mathrm{KV}$ 10 times/point , 9 points/panel face			


Ta: ambient temperature

[Criteria]

Under the display quality test conditions with normal operation state, there should be no change which may affect practical display function.

12. Indication of Lot Number Label

a) Indicated contents of the label




Contents of lot number: SB9—STC OEM product

5th—Production year : 1999⇒9, 2000⇒A, 2001⇒B.......

6th—Production month: 1, 2, 3,....9, A, B, C 7th~10th—Serial numbers: 0001~9999



13. Block Diagram




The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd.

Page:26



14. Packing







Revision History

Rev.	Issued Date	Revised Contents
0.1	Sep. 06, 2002	NEW
1.0	Oct. 29, 2002	Modify Page 27 : Packing Drawing