


Quadruple Differential Comparator

FEATURES

Oriental

Excellence

- Single or dual supplies
- Low Input Bias Current : 25nA
- Output Compatible with TTL, MOS, and CMOS
- Input Common–Mode Voltage Range to Ground
- Low Input Offset Voltage
- Low Input Offset Current
- Low Output Saturation Voltage
- Wide Supply Voltage Range




PRODUCT DESCRIPTION

The SM339 are designed for use in level detection, low-level sensing and memory applications in consumer automotive and industrial electronic applications.

The SM339 consists of four independent voltage comparators designed to operate from single power supply over a wide voltage range.

www.DataSheet4U.com



ORDERING INFORMATION

Part Number	Operating Temperature Range	Package Type
SM339N	-25°C ~+85°C	DIP-14
SM339S	-25°C ~+85°C	SOP-14



SM339

Quadruple Differential Comparator

ABSOLUTE MAXIMUM RATING

Characteristics	SYMBOL	Value	Unit
Power Supply Voltage	V _{CC}	+36 or ±18	V
Input Differential Voltage Range	V _{IDR}	36	V
Input Common Mode Voltage Range	V _{ICR}	-0.3 to +36	V
Output Short Circuit-to-Ground	I _{SC}	Continuous	mA
Power Dissipation $t=25^{\circ}C$	P _D	1.0	W
Above 25°C		8.0	mW/°C
Operating Ambient Temperature Range	T _A	-25 to 85	°C
Storage Temperature Range	Ts	-65 to 150	°C

Note :

1. The max. output current may be as high as 20mA, independent of the magnitude of Vcc, output short circuits to Vcc can cause excessive heating and eventual destruction.

2. This magnitude of input current will only occur if the leads are driven more negative than ground or the negative supply voltage. This is due to the input PNP collector base junction becoming forward biased, acting as an input clamp diode. There is also a lateral PNP parasitic transistor action which can cause the output voltage of the comparators to go to the Vcc voltage level (or ground if overdrive is large) during the time that an input is driven negative. This will not destroy the device when limited to the max rating and normal output states will recover when inputs become ≥ ground or negative supply.


3. At the output switch point, $V_0=1.4Vdc$, $R_s=100\Omega$ with Vcc from 5.0 Vdc to 30 V, and over the full input common mode range (0V to Vcc=-1.5V).

4. Due to the PNP transistor inputs, bias current will flow out of the inputs. This current is essentially constant, independent of the output state,

therefore, no loading changes will exist on the input lines.

5. Response time is specified with a 100mV step and 5.0mV of overdrive. For larger signals, 300ns is typical.

6. Positive excursions of input voltage may exceed the power supply level. As long as one of the inputs remain within the common-mode range, the comparator will provide the proper output state.



CIRCUIT SCHEMATIC





Quadruple Differential Comparator

Characteri	stics	Symbol	Min	Тур	Max	Unit
Input Offset Voltage (3)	$T_A=25^{\circ}C$ $T_A=0^{\circ}C$ to $70^{\circ}C$	V _{IO}		±2.0	±5.0 ±9.0	mV
Input Bias Current (3,4)	$T_A=25^{\circ}C$ $T_A=0^{\circ}C$ to $70^{\circ}C$	I _{IB}		25	250 400	nA
Input Offset Current (3)	$T_A=25^{\circ}C$ $T_A=0^{\circ}C$ to $70^{\circ}C$	I _{IO}		±5.0	$\pm 50 \\ \pm 150$	nA
Input Common Mode Volta $T_A=25^{\circ}C$ $T_A=0^{\circ}C$ to $70^{\circ}C$	age Range (6)	V _{ICR}	0 0		Vcc -1.5 Vcc -2.0	V
Supply Current $R_L = \infty$, $T_A = 25^{\circ}C$ $R_L = \infty$, Vcc=30Vdc		I _{CC}		0.8 1.0	2.0 2.5	mA
Voltage Gain R _L	\geq 15K, Vcc= 15V	A _{VOL}		200		V/mV
Large Signal Response Tin V1 = TTL Logic Swing Vref = 1.4Vdc VRL= 5.0 Vdc, RL= 5.1	<u>,</u>			300		ns
Response Time (6) $V_{RL}= 5$.0 Vdc, RL= 5.1 K	t _{TLH}		1.3		μs
Output Sink Current V1 (-) \geq 1.0Vdc, V1(+) Vo \leq 1.5 Vdc) =0 Vdc	I _{Sink}	6.0	16		mA
Saturation Voltage V1 (-) \geq 1.0Vdc, V1(+) $I_{Sink} \leq$ 4.0 mA, T _A =25°C		V _{SAT}		130	400	mV
$\frac{0^{\circ}C \leq T_{A} \leq 70^{\circ}C}{2}$					700	
Output Leakage Current V1(-)=0 Vdc, V1(+) \geq 1 Vo=5.0 Vdc, T _A =25°C	.0 Vdc	Ice		0.1		nA
V1(-)=0 Vdc, V1(+) \geq 1 V0 = 30 Vdc, 0°C \leq T _A \leq		I _{OL}			1000	112 X
Input Differential Voltage (All Vin > GND or V – $0^{\circ}C \le T_A \le 70^{\circ}C$		V _{ID}			Vcc	V



SM339

Quadruple Differential Comparator

48

42

36

30

24 18 12

6.0 0

Û

Input Bias Current (nA)

ELECTRICAL CHARACTERISTICS CURVES




Fig 1.Normalized input offset voltage

Fig 2.Input bias current

12

-**5**5° C

T_A = +25° C

16

Supply Voltage (Vdc)

TA=+125°C


20 24

28 32

Τ_Δ

4.0

8.0



www.DataSheet4U.com

Fig 3.Output sink current versus output saturation voltage

APPLICATION INFORMATION


These dual comparators feature high gain , wide bandwidth characteristics. This gives the device oscillation tendencies if the outputs are capacitively coupled to the inputs via stray capacitance. This oscillation manifests itself during output transitions (V_{OL} to V_{OH}). To alleviate this situation , input resistors<10k Ω should be used.

The addition of positive feedback(<10mV) is also recommended. It is good design practice to ground all unused pins.

Differential input voltages may be larger than supply voltage without damaging the comparator's inputs. Voltages more negative than-0.3V should not be used.




Quadruple Differential Comparator



Oriental

Excellence

Fig 4.Zero crossing detector(single supply)



www.DataSheet4U.com

Fig 6.Square wave oscillator




Fig 8.Inverting comparator with hysteresis





Fig 5.Zero crossing detector(split supply)



Rs=Source Resistance R1_Rs

Logic	Device	Vcc (V)	R∟ k
CMOS	1/4MC14001	+15	100
πL	1/4MC7400	+5.0	10

Fig 7.Driving logic

