



## SH67P54

### OTP 4-Bit Micro-controller with LCD Driver

#### Features

- SH6610D-Based Single-Chip 4-Bit Micro-controller
- OTPROM: 4K X 16 bits
- RAM: 384 X 4bits
  - System Register: 48 X 4 bits
  - Data RAM: 336 X 4 bits
- Operation Voltage:
  - System Oscillator = 300kHz - 4MHz,  $V_{DD} = 2.4V - 6.0V$
  - System Oscillator = 30kHz - 8MHz,  $V_{DD} = 4.5V - 6.0V$
- 16 CMOS Bi-directional I/O Pins (PORT C, D can switch to segment)
- Built-in Pull-high and Pull-low Resistor for I/O
- 8-Level Subroutine Nesting (include interrupts)
- One 8-Bit Auto Re-load Timer/Counter
- Warm-Up Timer for Power-on Reset
- Powerful Interrupt Sources:
  - External Rising/Falling Interrupt
  - Timer0 Interrupt
  - Base Timer Interrupt
  - Port's Rising/Falling Edge Interrupt: PORTB, C
- 8-bit Base Timer
- LCD Driver:
  - 8 X 30 (1/8 duty 1/4 bias), 6 X 32 (1/6 duty 1/3 bias),
  - 5 X 33 (1/5 duty 1/3 bias), 4 X 34 dots (1/4 duty 1/3 bias)
- LCD used as Scan Output
- LCD shared as LED Matrix
- Built-in Dual Tone PSG with One Noise Generator
- Built-in Watchdog Timer
- Two LVR Level (Code Option)
  - Level1: 4.0V
  - Level2: 2.5V
- 2 Clock Sources
  - OSC: (Code Option selects the type of OSC)
    - Crystal Oscillator: 32.768kHz
    - RC Oscillator: 262kHz
  - OSCX: (system register selects the type of OSCX)
    - Ceramic Resonator/Crystal Oscillator: 400kHz - 8MHz
    - RC oscillator: 2MHz - 8MHz
- Instruction cycle time:
  - 122.07 $\mu$ s for 32.768kHz
  - 15.27 $\mu$ s for 262kHz
  - 8.79 $\mu$ s for 455kHz
  - 2 $\mu$ s for 2.0MHz
  - 0.5 $\mu$ s for 8.0MHz
- User program can read ROM data
- Two low power operation modes: HALT and STOP
- Low power consumption
- OTP type & Code protection


#### General Description

SH67P54 is a single chip micro-controller integrated with SRAM, 4K OTPROM, timer, watchdog timer and dual-tone PSG, LCD driver, LED Matrix driver and I/O port.



# SH67P54

## QFP64 PIN Configuration




et4U.com

DataShee



# SH67P54

## Pad Configuration




et4U.com

DataShee

DataSheet4U.com



## Block Diagram



et4U.com

DataSheet4U.com

**Pad Description**

| Pad NO.        | Designation                                       | I/O | Description  |
|----------------|---|-----|--|
| 1, 2, 3, 4     | PORTD [3:0]                                       | I/O | Bit programmable I/O, shared with Segment 8 - 5                |
| 5, 6, 7, 8     | PORTC [3:0]                                       | I/O | Bit programmable I/O, shared with Segment 4 - 1                |
| 9, 10, 11, 12  | PORTB [3:0]                                       | I/O | Bit programmable I/O, Vector interrupt                         |
| 13, 14, 15, 16 | PORTA [3:0]                                       | I/O | Bit programmable I/O, PORTA.1, PORTA.2 shared with PSG output  |
| 17             | GND   | P   | Ground   |
|                | BD0   | I   | Bonding option 0   |
| 18             | VDD   | P   | Power supply   |
|                | BD1   | I   | Bonding option 1   |
| 19             | OSCXI   | I   | Oscillator X input   |
| 20             | OSCXO   | O   | Oscillator X output  |
| 21             | OSCI  | I   | Oscillator input   |
| 22             | OSCO  | O   | Oscillator output  |
| 23             | TEST  | I   | Test pin must be connected to GND                              |
| 24             | $\overline{\text{RESET}}$                         | I   | Reset input (No internal pull-high)                            |
| 25, 26, 27, 28 | V [4:1]   | I   | Connected with external LCD divided resistor                   |
| 32, 31, 30, 29 | COM [4:1]   | O   | Common signal output for LCD display                           |
| 33, 34, 35, 36 | COM5/SEG34, COM6/SEG33,<br>COM7/SEG32, COM8/SEG31 | O   | Common/segment signal output for LCD display                   |
| 37 - 58        | SEG [30:9]  | O   | Segment signal output for LCD display, Shared with scan output |

Total: 58 Pads, 2 bonding Pads.

**OTP Programming Pin Description (OTP program mode)**

| Pad NO. | Designation | I/O | Shared by                 | Description                                    |
|---------|-------------|-----|---------------------------|--|
| 18      | VDD         | P   | VDD                       | Programming Power supply (+5.5V)               |
| 24      | VPP         | P   | $\overline{\text{RESET}}$ | Programming high voltage Power supply (+11.0V) |
| 17      | GND         | P   | GND                       | Ground   |
| 21      | SCK         | I   | OSCI                      | Programming Clock input pin                    |
| 16      | SDA         | I/O | PORTA.0                   | Programming Data pin                           |



## Functional Description

### 1. CPU

The CPU contains the following functional blocks: Program Counter (PC), Arithmetic Logic Unit (ALU), Carry Flag (CY), Accumulator, Table Branch Register, Data Pointer (INX, DPH, DPM, and DPL) and Stacks.

#### 1.1. PC

The PC is used for ROM addressing consisting of 12-bits: Page Register (PC11), and Ripple Carry Counter (PC10, PC9, PC8, PC7, PC6, PC5, PC4, PC3, PC2, PC1, PC0). The program counter is loaded with data corresponding to each instruction. The unconditional jump instruction (JMP) can be set at 1-bit page register for higher than 2K. The program counter can only 4K program ROM address. (Refer to the ROM description).

#### 1.2. ALU and CY

The ALU performs arithmetic and logic operations. The ALU provides the following functions:

Binary addition/subtraction (ADC, SBC, ADD, SUB, ADI, SBI)

Decimal adjustments for addition/subtraction (DAA, DAS)

Logic operations (AND, EOR, OR, ANDIM, EORIM, ORIM)

Decisions (BA0, BA1, BA2, BA3, BAZ, BNZ, BC, BNC)

Logic Shift (SHR)

The Carry Flag (CY) holds the ALU overflow that the arithmetic operation generates. During an interrupt service or CALL instruction, the carry flag is pushed into the stack and recovered from the stack by the RTNI instruction. It is unaffected by the RTNW instruction.

#### 1.3. Accumulator (AC)

The accumulator is a 4-bit register holding the results of the arithmetic logic unit. In conjunction with the ALU, data is transferred between the accumulator and system register, or data memory can be performed.

### 2. OTPROM

The ROM can address 4096 X 16 bits of program area from \$000 to \$FFF.

#### 2.1. Vector Address Area (\$000 to \$004)

The program is sequentially executed. There is an area address \$000 through \$004 that is reserved for a special interrupt service routine such as starting vector address.

| Address | Instruction | Remarks                                    |
|---------|-------------|--|
| \$000   | JMP*        | Jump to RESET service routine              |
| \$001   | JMP*        | Jump to External interrupt service routine |
| \$002   | JMP*        | Jump to Timer0 service routine             |
| \$003   | JMP*        | Jump to Base Timer service routine         |
| \$004   | JMP*        | Jump to PORT interrupt service routine     |

\*JMP instruction can be replaced by any instruction.

#### 1.4. Table Branch Register (TBR)

Table Data can be stored in program memory and can be referenced by using Table Branch (TJMP) and Return Constant (RTNW) instructions. The TBR and AC are placed by an offset address in program ROM. TJMP instruction branch into address  $((PC11 - PC8) \times 2^8) + (TBR, AC)$ . The address is determined by RTNW to return look-up value into (TBR, AC). ROM code bit7-bit4 is placed into TBR and bit3-bit0 into AC.

#### 1.5. Data Pointer

The Data Pointer can indirectly address data memory. Pointer address is located in register DPH (3-bits), DPM (3-bits) and DPL (4-bits). The addressing range can have 3FFH locations. Pseudo index address (INX) is used to read or write Data memory, then RAM address bit9 - bit0 comes from DPH, DPM and DPL.

#### 1.6. Stack

The stack is a group of registers used to save the contents of CY & PC (11-0) sequentially with each subroutine call or interrupt. The MSB is saved for CY and it is organized into 13 bits X 8 levels. The stack is operated on a first-in, last-out basis and returned sequentially to the PC with the return instructions (RTNI/RTNW).

#### Note:

The stack nesting includes both subroutine calls and interrupts requests. The maximum allowed for subroutine calls and interrupts are 8 levels. If the number of calls and interrupt requests exceeds 8, then the bottom of stack will be shifted out, that program execution may enter an abnormal state.



### 3. RAM

Built-in RAM contains of general-purpose data memory and system register. Because of its static nature, the RAM can keep data after the CPU enters STOP or HALT.

#### 3.1. RAM Addressing

Data memory and system register can be accessed in one instruction by direct addressing. The following is the memory allocation map:

System register and I/O: \$000 - \$01F, \$370 - \$377

Data memory: \$020 - \$16F

LCD RAM space: \$300 - \$348

Segment scan output RAM: \$358 - \$36D

#### 3.2. Configuration of System Register:

System Register \$00-\$1F, \$370 - \$377 RAM Map:

| Address | Bit3   | Bit2  | Bit1  | Bit0  | R/W | Remarks   |
|---------|--------|-------|-------|-------|-----|---|
| \$00    | IEX    | IET0  | IEBT  | IEP   | R/W | Interrupt enable flags  |
| \$01    | IRQX   | IRQT0 | IRQBT | IRQP  | R/W | Interrupt request flags   |
| \$02    | TM0.3  | TM0.2 | TM0.1 | TM0.0 | R/W | Timer0 Mode register (Prescaler)  |
| \$03    | BTM.3  | BTM.2 | BTM.1 | BTM.0 | R/W | Base timer mode register  |
| \$04    | TL0.3  | TL0.2 | TL0.1 | TL0.0 | R/W | Timer0 load/counter register low nibble   |
| \$05    | TH0.3  | TH0.2 | TH0.1 | TH0.0 | R/W | Timer0 load/counter register high nibble  |
| \$06    | -      | -     | -     | -     | -   | Reserved  |
| \$07    | -      | LCDON | RLCD1 | RLCD0 | R/W | Bit0, 1: Select LCD divider resistors<br>Bit2: LCD on/off   |
| \$08    | PA.3   | PA.2  | PA.1  | PA.0  | R/W | PORTA   |
| \$09    | PB.3   | PB.2  | PB.1  | PB.0  | R/W | PORTB   |
| \$0A    | PC.3   | PC.2  | PC.1  | PC.0  | R/W | PORTC   |
| \$0B    | PD.3   | PD.2  | PD.1  | PD.0  | R/W | PORTD   |
| \$0C    |        |       | BD 1  | BD 0  | R   | Bit0, 1: Bonding option. BD0 is weakly pulled high<br>BD1 is weakly pulled low  |
|         | PAM2   | PAM1  |       |       | R/W | Bit2, 3: PORTA.1 & PORTA.2 as PSG output or I/O PORT  |
| \$0D    | LVD    | O/S2  | O/S1  | O/S0  | R/W | Bit0: Set PORTC as LCD segment<br>Bit1: Set PORTD as LCD segment<br>Bit2: Set segment as output port<br>Bit3: LCD Voltage degrade   |
| \$0E    | TBR.3  | TBR.2 | TBR.1 | TBR.0 | R/W | Table Branch Register   |
| \$0F    | INX.3  | INX.2 | INX.1 | INX.0 | R/W | Pseudo index register   |
| \$10    | DPL.3  | DPL.2 | DPL.1 | DPL.0 | R/W | Data pointer for INX low nibble   |
| \$11    | -      | DPM.2 | DPM.1 | DPM.0 | R/W | Data pointer for INX middle nibble  |
| \$12    | -      | DPH.2 | DPH.1 | DPH.0 | R/W | Data pointer for INX high nibble  |
| \$13    | PULLEN | PH/PL | PBCFR | EINFR | R/W | Bit0: External interrupt (PORTA.0) rising/falling edge set<br>Bit1: PORTB, PORTC interrupt rising/falling edge set<br>Bit2: Port pull-high/low set<br>Bit3: Port pull-high/low enable control |
| \$14    | OXS    | -     | OXM   | OXON  | R/W | Bit0: Turn on OSCX oscillator<br>Bit1: CPU clocks select (1: OSCX/0: OSC)<br>Bit3: OSCX type selection  |
| \$15    | LPS1   | LPS0  | DUTY0 | DUTY1 | R/W | Bit0, 1: Select LCD DUTY (1/8, 1/6, 1/5 or 1/4)<br>Bit2, 3: LCD frequency control   |



## The Configuration of System Register (continue)

| Address | Bit3   | Bit2   | Bit1   | Bit0   | R/W      | Remarks  |
|---------|--------|--------|--------|--------|----------|--|
| \$16    | PACR.3 | PACR.2 | PACR.1 | PACR.0 | R/W      | PORTA input/output control   |
| \$17    | PBCR.3 | PBCR.2 | PBCR.1 | PBCR.0 | R/W      | PORTB input/output control   |
| \$18    | PCCR.3 | PCCR.2 | PCCR.1 | PCCR.0 | R/W      | PORTC input/output control   |
| \$19    | PDCR.3 | PDCR.2 | PDCR.1 | PDCR.0 | R/W      | PORTD input/output control   |
| \$1A    | RDT.3  | RDT.2  | RDT.1  | RDT.0  | R/W      | ROM Data table address/data register   |
| \$1B    | RDT.7  | RDT.6  | RDT.5  | RDT.4  | R/W      | ROM Data table address/data register   |
| \$1C    | RDT.11 | RDT.10 | RDT.9  | RDT.8  | R/W      | ROM Data table address/data register   |
| \$1D    | RDT.15 | RDT.14 | RDT.13 | RDT.12 | R/W      | ROM Data table address/data register   |
| \$1E    | WDF    | WDT.2  | WDT.1  | WDT.0  | R/W<br>R | Bit0 - 2: Watchdog timer control<br>Bit3: Watchdog timer overflow flag         |
| \$1F    | -      | -      | -      | -      | -        | Reserved   |
| \$370   | SEL1   | SEL0   | C2M    | C1M    | W        | Bit0, 1: PSG1, PSG2 mode control<br>Bit2, 3: PSG1, PSG2 clock source selection |
| \$371   | C1.3   | C1.2   | C1.1   | C1.0   | W        | PSG channel 1 low nibble   |
| \$372   | OCT1   | C1.6   | C1.5   | C1.4   | W        | PSG channel 1 high nibble<br>Bit3: channel 1 octave shift control              |
| \$373   | C2.3   | C2.2   | C2.1   | C2.0   | W        | PSG channel 2 nibble 1 or alarm output   |
| \$374   | C2.7   | C2.6   | C2.5   | C2.4   | W        | PSG channel 2 nibble 2   |
| \$375   | C2.11  | C2.10  | C2.9   | C2.8   | W        | PSG channel 2 nibble 3   |
| \$376   | OCT2   | C2.14  | C2.13  | C2.12  | W        | PSG channel 2 nibble 4<br>Bit3: channel 2 octave shift control                 |
| \$377   | VOL1   | VOL0   | CH2EN  | CH1EN  | W        | Bit0, Bit1: Channel 1, 2 enable<br>Bit2, Bit3: volume control                  |

System Register \$00 - \$12. (Please refer to SH6610D User's manual)

## 3.3. System Register Initial State:

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Power On Reset<br>/Pin Reset<br>/Low Voltage Reset | WDT Reset |
|---------|-------|-------|-------|-------|--|-----------|
| \$00    | IEX   | IET0  | IEBT  | IEP   | 0000   | 0000      |
| \$01    | IRQX  | IRQT0 | IRQBT | IRQP  | 0000   | 0000      |
| \$02    | T0M.3 | T0M.2 | T0M.1 | T0M.0 | 0000   | uuuu      |
| \$03    | BTM.3 | BTM.2 | BTM.1 | BTM.0 | 0000   | uuuu      |
| \$04    | T0L.3 | T0L.2 | T0L.1 | T0L.0 | xxxx   | xxxx      |
| \$05    | T0H.3 | T0H.2 | T0H.1 | T0H.0 | xxxx   | xxxx      |
| \$06    | -     | -     | -     | -     | -  | -         |
| \$07    | -     | LCDON | RLCD1 | RLCD0 | -000   | -uuu      |
| \$08    | PA.3  | PA.2  | PA.1  | PA.0  | 0000   | 0000      |
| \$09    | PB.3  | PB.2  | PB.1  | PB.0  | 0000   | 0000      |





## 3.3. System Register Initial State (continue):

| Address | Bit 3  | Bit 2  | Bit 1  | Bit 0  | Power On Reset<br>/Pin Reset<br>/Low Voltage Reset | WDT Reset |
|---------|--------|--------|--------|--------|--|-----------|
| \$0A    | PC.3   | PC.2   | PC.1   | PC.0   | 0000   | 0000      |
| \$0B    | PD.3   | PD.2   | PD.1   | PD.0   | 0000   | 0000      |
| \$0C    | PAM2   | PAM1   | BD 1   | BD 0   | 00xx   | uuxx      |
| \$0D    | LVD    | O/S2   | O/S1   | O/S0   | 0000   | uuuu      |
| \$0E    | TBR.3  | TBR.2  | TBR.1  | TBR.0  | xxxx   | uuuu      |
| \$0F    | INX.3  | INX.2  | INX.1  | INX.0  | xxxx   | uuuu      |
| \$10    | DPL.3  | DPL.2  | DPL.1  | DPL.0  | xxxx   | uuuu      |
| \$11    | -      | DPM.2  | DPM.1  | DPM.0  | -xxx   | -uuu      |
| \$12    | -      | DPH.2  | DPH.1  | DPH.0  | -xxx   | -uuu      |
| \$13    | PULLEN | PH/PL  | PBCFR  | EINFR  | 0100   | 0uuu      |
| \$14    | OXS    | -      | OXM    | OXON   | 0-00   | u-0u      |
| \$15    | LPS1   | LPS0   | DUTY1  | DUTY0  | 0000   | uuuu      |
| \$16    | PACR.3 | PACR.2 | PACR.1 | PACR.0 | 0000   | 0000      |
| \$17    | PBCR.3 | PBCR.2 | PBCR.1 | PBCR.0 | 0000   | 0000      |
| \$18    | PCCR.3 | PCCR.2 | PCCR.1 | PCCR.0 | 0000   | 0000      |
| \$19    | PDCR.3 | PDCR.2 | PDCR.1 | PDCR.0 | 0000   | 0000      |
| \$1A    | RDT.3  | RDT.2  | RDT.1  | RDT.0  | 0000   | uuuu      |
| \$1B    | RDT.7  | RDT.6  | RDT.5  | RDT.4  | 0000   | uuuu      |
| \$1C    | RDT.11 | RDT.10 | RDT.9  | RDT.8  | 0000   | uuuu      |
| \$1D    | RDT.15 | RDT.14 | RDT.13 | RDT.12 | 0000   | uuuu      |
| \$1E    | WDF    | WDT.2  | WDT.1  | WDT.0  | 0000   | 1000      |
| \$1F    | -      | -      | -      | -      | -  | -         |
| \$370   | SEL1   | SEL0   | C2M    | C1M    | 0000   | uuuu      |
| \$371   | C1.3   | C1.2   | C1.1   | C1.0   | 0000   | uuuu      |
| \$372   | OCT1   | C1.6   | C1.5   | C1.4   | 0000   | uuuu      |
| \$373   | C2.3   | C2.2   | C2.1   | C2.0   | 0000   | uuuu      |
| \$374   | C2.7   | C2.6   | C2.5   | C2.4   | 0000   | uuuu      |
| \$375   | C2.11  | C2.10  | C2.9   | C2.8   | 0000   | uuuu      |
| \$376   | OCT2   | C2.14  | C2.13  | C2.12  | 0000   | uuuu      |
| \$377   | VOL1   | VOL0   | CH2EN  | CH1EN  | 0000   | uu00      |

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'.

## 3.4. Others Initial State:

| Others               | After any Reset |
|----------------------|-----------------|
| Program Counter (PC) | \$000           |
| CY                   | Undefined       |
| Accumulator (AC)     | Undefined       |
| Data Memory          | Undefined       |



## 4. System Clock and Oscillator


### 4.1. Circuit Configuration

SH67P54 has two on-chip oscillation circuits OSC and OSCX.

OSC is a low frequency crystal (Typ. 32.768kHz) or RC (Typ. 262kHz) determined by the Code Option. This is designed for low frequency operation. OSCX also has two types: ceramic/crystal (Typ. 455kHz) or RC (2MHz to 8MHz) to be determined by the software option. It is designed for high frequency operation.

It is possible to select the high speed CPU processing by a high frequency clock and select low power operation by low operation clock. At the start of Power on reset, Pin reset and low power reset initialization, the OSC starts oscillation and OSCX is turned off. But at the start of WDT reset initialization, the OSC starts oscillation and OSCX remains the original state. Immediately after reset initialization, the OSC clock is automatically selected as the system clock input source.


### Oscillator Block Diagram




### 4.2. OSC Oscillation

The OSC generates the basic clock pulses that provide the CPU and peripherals (Base Timer, LCD) with an operating clock.

### OSC Crystal Oscillator Type



### OSC RC Oscillator Type







### 4.3. OSCX Oscillation

OSCX has two clock oscillators. The software options select the Ceramic/Crystal or RC as the CPU's sub clock. If the OSCX is not used, it must be selected as a ceramic resonator and the OSCXI must be connected to GND.

#### OSCX Ceramic/Crystal Oscillator Type



#### OSCX RC Oscillator Type



### 4.4. Control of Oscillator

The oscillator control register configuration is shown as follows:

| Address | Bit3 | Bit2 | Bit1 | Bit0 |
|---------|------|------|------|------|
| \$14    | OXS  | -    | OXM  | OXON |

OXON: OSCX oscillation on/off.

0: Turn-off OSCX oscillation

1: Turn-on OSCX oscillation

OXM: switching system oscillator.

0: select OSC as system oscillator

1: select OSCX as system oscillator

OXS: OSCX oscillator type selection

0: OSCX set as Ceramic Resonator/Crystal Oscillator

1: OSCX set as RC oscillator

### 4.5. Programming Notes

It takes at least 5 ms for the OSCX oscillation circuit to turn on until the oscillation stabilizes. When switching the CPU system clock from OSC to OSCX, the user must wait a minimum of 5ms since the OSCX oscillation is running. However, the start time varies with respect to oscillator characteristics and the condition of use. Thus the wait time depends on the application. When switching from OSCX to OSC, the user should switch clock first then turn off OSCX. If switching from OSCX to OSC and turning off OSCX in one instruction, the OSCX turn off control will be delayed for one instruction cycle automatically to prevent CPU operation error. Following is the timing of system clock switching.




Figure 1. Timing of System Clock Switching



#### 4.6. System Clock

The system clock varies as the clock source changes. The following table shows the instruction execution time according to each frequency of the system clock source.

| OSCFREQ    | 32.768kHz (OSC) | 262kHz (OSC)  | 455kHz (OSCX) | 2MHz (OSCX) | 8MHz (OSCX) |
|------------|-----------------|---------------|---------------|-------------|-------------|
| Cycle time | 122.07 $\mu$ s  | 15.27 $\mu$ s | 8.79 $\mu$ s  | 2 $\mu$ s   | 0.5 $\mu$ s |

#### 5. Low Voltage Reset (LVR)

The LVR function is to monitor the supply voltage and generate an internal reset in the device. It is typically used in AC line applications or large battery where large loads may be switched in and cause the device voltage to temporarily fall below the specified operating minimum.

##### 5.1. Functions of the LVR Circuit

The LVR function is selected by Code Option.

The LVR circuit has the following functions:

- It generates an internal reset signal when  $V_{DD} \leq V_{LVR}$
- It cancels the internal reset signal when  $V_{DD} > V_{LVR}$

Here,  $V_{DD}$ : power supply voltage,  $V_{LVR}$ : LVR detect voltage, there are two level selected by Code Option:

Level1: 2.4 - 2.6V, typical 2.5V

Level2: 3.8 - 4.2V, typical 4.0V




## 6. I/O Ports

The MCU provides 16 bi-directional I/O pins. Each I/O pin contains pull high/low MOS controllable through programming. When every I/O is used as input, the PORT control register (PACR, PBCR, PCCR, PDCR) controls the ON/OFF of the output buffer. Every I/O pin has an internal pull high/low resistor, which is controlled by PULLEN, PH/PL of \$13 and data of the port.

Port I/O mapping address is shown as follows:

| Address | Bit3   | Bit2   | Bit1   | Bit0   | R/W | Remarks                    |
|---------|--------|--------|--------|--------|-----|----------------------------|
| \$08    | PA.3   | PA.2   | PA.1   | PA.0   | R/W | PORTA                      |
| \$09    | PB.3   | PB.2   | PB.1   | PB.0   | R/W | PORTB                      |
| \$0A    | PC.3   | PC.2   | PC.1   | PC.0   | R/W | PORTC                      |
| \$0B    | PD.3   | PD.2   | PD.1   | PD.0   | R/W | PORTD                      |
| \$16    | PACR.3 | PACR.2 | PACR.1 | PACR.0 | R/W | PORTA input/output control |
| \$17    | PBCR.3 | PBCR.2 | PBCR.1 | PBCR.0 | R/W | PORTB input/output control |
| \$18    | PCCR.3 | PCCR.2 | PCCR.1 | PCCR.0 | R/W | PORTC input/output control |
| \$19    | PDCR.3 | PDCR.2 | PDCR.1 | PDCR.0 | R/W | PORTD input/output control |

Equivalent Circuit for a Single I/O Pin



### System Register \$13

| Address | Bit3   | Bit2  | Bit1  | Bit0  | R/W | Remarks   |
|---------|--------|-------|-------|-------|-----|---|
| \$13    | PULLEN | PH/PL | PBCFR | EINFR | R/W | Bit0: External interrupt (PORTA.0) rising/falling edge set<br>Bit1: PORTB, PORTC interrupt rising/falling edge set<br>Bit2: Port pull-high/low set<br>Bit3: Port pull-high/low enable control |

EINFR: 1: External Rising Edge interrupt

0: External Falling Edge interrupt

PBCFR: 1: PORTB, PORTC Rising Edge interrupt

0: PORTB, PORTC Falling Edge interrupt

PH/PL: 1: Port Pull high resistor ON

0: Port Pull low resistor ON

PULLEN: 1: Port Pull high/low enable

0: Port Pull high/low disable


To turn on the pull high resistor, user must set PULLEN to 1, set PH/PL to 1, and write 1 to the port data register.

To turn on the pull low resistor, user must set PULLEN to 1, set PH/PL to 0, and write 0 to the port data register.



## 6.1. PORTB & PORTC Interrupt

The PORTB and PORTC are used as port interrupt sources. Following is the port interrupt function block-diagram.



## 6.2. External INTO

PORTA.0 is shared by external interrupts.

### External INTO (PORTA.0) AND PORTB, PORTC interrupt PROGRAMMING NOTES:

- If user wants to generate an interrupt when a rising edge from GND to  $V_{DD}$  emerges in the port, the following must be executed.
  1. Set the port as input port, fill port data register and avoid port floating.
  2. Pull low the port (Use external pull low resistor or set PULLEN to 1 and set PH/PL to 0).
  3. Set Rising Edge register. (Set PBCFR to 1 in PBC INT application. Set EINFR to 1 in EXINT application.)  
And further rising edge transition would not be able to make interrupt request until all of the pins return to GND in PBC INT application.
- If user wants to generate an interrupt when a falling edge from  $V_{DD}$  to GND emerges on the port, the following must be executed.
  1. Set the port as input port, fill port data register and avoid port floating.
  2. Pull high the port (Use external pull high resistor or set PULLEN to 1 and set PH/PL to 1).
  3. Set Falling Edge register. (Set PBCFR to 0 in PORTB, PORTC INT application. Set EINFR to 0 in EXINT application).  
And further falling edge transition would not be able to make interrupt request until all of the pins return to  $V_{DD}$  in PBC INT application.

When PORTC is shared to segment, user can only generate interrupt on PORTB.



## 7. Timer 0

SH67P54 has one 8-bit timer. The timer consists of an 8-bit up counter and an 8-bit preload register.

The timers provide the following functions:

- Programmable internal timer function
- Read the counter values

### 7.1. Timer 0 Configuration and Operation

The timer 0 consists of an 8-bit write-only timer load register (TL0L, TL0H) and an 8-bit read-only timer counter (TC0L, TC0H). Each has low order digits and high order digits. The timer counter can be initialized by writing data into the timer load register (TL0L, TL0H). Write the low-order digit first and then the high-order digit. The timer counter is loaded with the content of the load register automatically when the high order digit is written or counts overflow happens. The timer overflow will generate an interrupt, if the interrupt enable flag is set.

The timer can be programmed in several different system clock sources by setting the Timer Mode register (TM0).

Timer 0 reads and writes operations follow these rules:

| Write Operation                   | Read Operation     |
|-----------------------------------|--------------------|
| Low nibble first                  | High nibble first  |
| High nibble to update the counter | Low nibble follows |

### 7.2. Timer0 Mode Register (TM0)

The 8-bit counter counts prescaler overflow output pulses. TM0 are 4-bit registers used for timer control as shown in Table 1. The register selects the input clock sources in the timer.

**Table 1. Timer0 Mode Registers (\$02)**

| TM0.3 | TM0.2 | TM0.1 | TM0.0 | Prescaler | Clock Source          |
|-------|-------|-------|-------|-----------|-----------------------|
| -     | 0     | 0     | 0     | /2048     | System clock          |
| -     | 0     | 0     | 1     | /512      | System clock          |
| -     | 0     | 1     | 0     | /128      | System clock          |
| -     | 0     | 1     | 1     | /32       | System clock          |
| -     | 1     | 0     | 0     | /8        | System clock          |
| -     | 1     | 0     | 1     | /4        | System clock          |
| -     | 1     | 1     | 0     | /2        | System clock          |
| -     | 1     | 1     | 1     | /1        | PORTA.0(Falling Edge) |

TM0.3 control function:

0: without Auto-Reload function

1: Auto-Reload function



## 8. Base Timer


The MCU has a base timer which the clock source is OSC (Low frequency oscillation: Crystal 32.768kHz or RC 262kHz). After MCU is reset, it counts at every clock-input signal. When it counts to \$FF, right after next clock input, counter counts to \$00 and generates an overflow. This causes the interrupt of base timer interrupt request flag to 1. Therefore, the base timer can function as an interval timer periodically, generating overflow output as every 256th clock signal output.

The timer accepts 4096Hz or 32.75kHz clock, and base timer generates an accurate timing interrupt.

This clock-input source is selected by BTM register.

| Address | Bit3        | Bit2  | Bit1  | Bit0  | Remarks   |
|---------|-------------|-------|-------|-------|---|
| \$03    | BTM.3       | BTM.2 | BTM.1 | BTM.0 | Base timer mode register  |
|         | 1           | 0     | X     | X     | Enable the base timer   |
|         | Else states |       | X     | X     | Disable the base timer, clear base timer counters and keep them as \$00 |

| BTM.1 | BTM.0 | Prescaler Ratio | Clock Source       |
|-------|-------|-----------------|--------------------|
| 0     | 0     | /1              | 4096Hz or 32.75kHz |
| 0     | 1     | /4              | 4096Hz or 32.75kHz |
| 1     | 0     | /8              | 4096Hz or 32.75kHz |
| 1     | 1     | /16             | 4096Hz or 32.75kHz |







### 9. Watchdog Timer (WDT)

Watchdog timer is a down-count counter, and its clock source is an independent built-in RC oscillator, so that the WDT will always run even in the STOP mode (if it is enabled). The watchdog timer automatically generates a device reset when it overflows. Code Option can enable or disable this function. The watchdog timer control register (WDT bit2 - 0) selects different overflow frequency. WDT bit3 is watchdog timer overflow flag.

If the Watchdog timer is enabled, the CPU will be reset when watchdog timer overflows. Repeat reads or writes WDT register (\$1E), the watchdog timer should re-count before the overflow happens.

#### System Register \$1E: (WDT)

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W      | Remarks  |
|---------|-------|-------|-------|-------|----------|--|
| \$1E    | WDF   | WDT.2 | WDT.1 | WDT.0 | R/W<br>R | Bit2 - 0: Watchdog timer control<br>Bit3: Watchdog timer overflow flag (Read only) |
|         | X     | 0     | 0     | 0     | R/W      | Watchdog timer-out period = 4096ms   |
|         | X     | 0     | 0     | 1     | R/W      | Watchdog timer-out period = 1024ms   |
|         | X     | 0     | 1     | 0     | R/W      | Watchdog timer-out period = 256ms  |
|         | X     | 0     | 1     | 1     | R/W      | Watchdog timer-out period = 128ms  |
|         | X     | 1     | 0     | 0     | R/W      | Watchdog timer-out period = 64ms   |
|         | X     | 1     | 0     | 1     | R/W      | Watchdog timer-out period = 16ms   |
|         | X     | 1     | 1     | 0     | R/W      | Watchdog timer-out period = 4ms  |
|         | X     | 1     | 1     | 1     | R/W      | Watchdog timer-out period = 1ms  |
|         | 0     | X     | X     | X     | R        | No watchdog timer overflow reset   |
|         | 1     | X     | X     | X     | R        | Watchdog timer overflow, WDT reset happens   |

#### Note:

Watchdog timer-out period valid for  $V_{DD} = 5V$ .

WDF will be cleared after Power on Reset, Pin Reset or Low Power Reset.



## 10. LCD Driver

The LCD driver contains a controller, a voltage generator, 8 common signal pins and 30 segment driver pins when LCD dots are maximum. There are four different programmable driving modes: 1/8 duty & 1/4 bias, 1/6 duty & 1/3 bias, 1/5 duty & 1/3 bias and 1/4 bias & 1/3 bias. The driving modes are controlled by the system register \$15 and the power-on initialization status is 1/8 duty, 1/4 bias.

When 1/6 duty and 1/3 bias mode are used, COM7 - 8 are used as SEG32 - 31.

When 1/5 duty and 1/3 bias mode are used, COM6 - 8 are used as SEG33 - 31.

When 1/4 duty and 1/3 bias mode are used, COM5 - 8 are used as SEG34 - 31.

The LCD SEG9 - 30 can also be used as output port controlled by the bit 2 of the system register \$0D. When SEG9 - 30 are used as output ports, data must be written to bit 0 of the same addresses (\$358 - \$36D). LCD RAM could be used as data memory if necessary. When the "STOP" instruction is executed, the LCD will be turned off, but the data of LCD RAMs keep the same value before executing the "STOP" instruction.

### 10.1. LCD Control Register

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|-------|-------|-------|-------|
| \$15    | LPS1  | LPS0  | DUTY1 | DUTY0 |

DUTY1, 0: LCD duty control

0, 0: 1/8 duty, 1/4 bias

0, 1: 1/6 duty, 1/3 bias


1, 0: 1/5 duty, 1/3 bias

1, 1: 1/4 duty, 1/3 bias

LPS1, LPS0: LCD frame frequency control. LCD clock is divided from OSC, so LCD frame frequency will change in proportion to the variation of OSC frequency.

| FRAME Frequency (OSC = 32.768kHz) | LPS1, LPS0 |        |       |       |
|-----------------------------------|------------|--------|-------|-------|
|                                   | 0, 0       | 0, 1   | 1, 0  | 1, 1  |
| IN 1/8 DUTY MODE                  | 32Hz       | 16Hz   | 8Hz   | 4Hz   |
| IN 1/6 DUTY MODE                  | 34.1Hz     | 17.0Hz | 8.5Hz | 4.2Hz |
| IN 1/5 DUTY MODE                  | 34.1Hz     | 17.0Hz | 8.5Hz | 4.2Hz |
| IN 1/4 DUTY MODE                  | 32Hz       | 16Hz   | 8Hz   | 4Hz   |


| FRAME Frequency (OSC = 262kHz) | LPS1, LPS0 |       |               |      |
|--------------------------------|------------|-------|---------------|------|
|                                | 0, 0       | 0, 1  | 1, 0          | 1, 1 |
| IN 1/8 DUTY MODE               | 256Hz      | 128Hz | 64Hz          | 32Hz |
| IN 1/6 DUTY MODE               | 273Hz      | 136Hz | 68Hz          | 34Hz |
| IN 1/5 DUTY MODE               | 273Hz      | 136Hz | 68Hz          | 34Hz |
| IN 1/4 DUTY MODE               | 256Hz      | 128Hz | 64Hz <td 32Hz |      |



When the CPU is in STOP mode, the COMx and SEGx are pulled low. It can easily be woken up by a keyboard scan (Port interrupt). When the CPU is in HALT mode, the COMx and SEGx are normal. It can easily be woken up by base timer, timer0 or port interrupt.



## 10.2. LCD Power



Built-in special LCD power control for LCD power modulation.

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|-------|-------|-------|-------|
| \$0D    | LVD   | O/S2  | O/S1  | O/S0  |

O/S2: Set LCD SEG9-SEG30 to be LCD segment output or scan output ports  
 0: LCD segment output      1: scan output ports.

O/S1: Set PORTD as LCD segment or I/O PORT  
 0: I/O PORT      1: LCD segments.

O/S0: Set PORTC as LCD segment or I/O PORT  
 0: I/O PORT      1: LCD segments.

When LVD is set to 1 and the divider resistors is 270k $\Omega$ , the LCD voltage power will be degraded to about 90% of V<sub>DD</sub>. It is designed to reduce extra LCD contrast control output pins. Then the LCD can be fitted automatically for different voltage levels by the software.

## 10.3. LCD on/off Control and Divider Resistors Setting

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|-------|-------|-------|-------|
| \$07    | -     | LCDON | RLCD1 | RLCD0 |

LCDON: LCD on/off switch.

0: LCD off.      1: LCD on.

\* When LCD is off, COM & SEG output GND in LCD application.

If LCD is off and LCD is shared to LED application, COM output V<sub>DD</sub> and SEG output GND.

RLCD1, RLCD0: LCD divider resistors setting


0, 0: R1 = R2 = R3 = R4 = 270k $\Omega$  (Default)

0, 1: R1 = R2 = R3 = R4 = 90k $\Omega$

1, 0: R1 = R2 = R3 = R4 = 30k $\Omega$

1, 1: R1 = R2 = R3 = R4 = 10k $\Omega$

When large LCD panel is used, user can set the value of \$07 to increase the bias current for better LCD performance. But it will cost more power, when smaller divider resistors are used. User can also use external parallel connection resistors for complex bias current.



**10.4. Configuration of LCD RAM****LCD 1/4 Duty, 1/3 Bias (COM1 - 4, SEG1 - 34)**

| Address | Bit3  | Bit2  | Bit1  | Bit0  | Address | Bit3  | Bit2  | Bit1  | Bit0  |
|---------|-------|-------|-------|-------|---------|-------|-------|-------|-------|
|         | COM4  | COM3  | COM2  | COM1  |         | COM4  | COM3  | COM2  | COM1  |
| \$300   | SEG1  | SEG1  | SEG1  | SEG1  | \$311   | SEG18 | SEG18 | SEG18 | SEG18 |
| \$301   | SEG2  | SEG2  | SEG2  | SEG2  | \$312   | SEG19 | SEG19 | SEG19 | SEG19 |
| \$302   | SEG3  | SEG3  | SEG3  | SEG3  | \$313   | SEG20 | SEG20 | SEG20 | SEG20 |
| \$303   | SEG4  | SEG4  | SEG4  | SEG4  | \$314   | SEG21 | SEG21 | SEG21 | SEG21 |
| \$304   | SEG5  | SEG5  | SEG5  | SEG5  | \$315   | SEG22 | SEG22 | SEG22 | SEG22 |
| \$305   | SEG6  | SEG6  | SEG6  | SEG6  | \$316   | SEG23 | SEG23 | SEG23 | SEG23 |
| \$306   | SEG7  | SEG7  | SEG7  | SEG7  | \$317   | SEG24 | SEG24 | SEG24 | SEG24 |
| \$307   | SEG8  | SEG8  | SEG8  | SEG8  | \$318   | SEG25 | SEG25 | SEG25 | SEG25 |
| \$308   | SEG9  | SEG9  | SEG9  | SEG9  | \$319   | SEG26 | SEG26 | SEG26 | SEG26 |
| \$309   | SEG10 | SEG10 | SEG10 | SEG10 | \$31A   | SEG27 | SEG27 | SEG27 | SEG27 |
| \$30A   | SEG11 | SEG11 | SEG11 | SEG11 | \$31B   | SEG28 | SEG28 | SEG28 | SEG28 |
| \$30B   | SEG12 | SEG12 | SEG12 | SEG12 | \$31C   | SEG29 | SEG29 | SEG29 | SEG29 |
| \$30C   | SEG13 | SEG13 | SEG13 | SEG13 | \$31D   | SEG30 | SEG30 | SEG30 | SEG30 |
| \$30D   | SEG14 | SEG14 | SEG14 | SEG14 | \$31E   | SEG31 | SEG31 | SEG31 | SEG31 |
| \$30E   | SEG15 | SEG15 | SEG15 | SEG15 | \$31F   | SEG32 | SEG32 | SEG32 | SEG32 |
| \$30F   | SEG16 | SEG16 | SEG16 | SEG16 | \$320   | SEG33 | SEG33 | SEG33 | SEG33 |
| \$310   | SEG17 | SEG17 | SEG17 | SEG17 | \$321   | SEG34 | SEG34 | SEG34 | SEG34 |



## SH67P54

### LCD 1/5 Duty, 1/3 Bias (COM1 - 5, SEG1 - 33)

| Address | Bit3  | Bit2  | Bit1  | Bit0  | Address | Bit3 | Bit2 | Bit1 | Bit0  |
|---------|-------|-------|-------|-------|---------|------|------|------|-------|
|         | COM4  | COM3  | COM2  | COM1  |         | -    | -    | -    | COM5  |
| \$300   | SEG1  | SEG1  | SEG1  | SEG1  | \$328   | -    | -    | -    | SEG1  |
| \$301   | SEG2  | SEG2  | SEG2  | SEG2  | \$329   | -    | -    | -    | SEG2  |
| \$302   | SEG3  | SEG3  | SEG3  | SEG3  | \$32A   | -    | -    | -    | SEG3  |
| \$303   | SEG4  | SEG4  | SEG4  | SEG4  | \$32B   | -    | -    | -    | SEG4  |
| \$304   | SEG5  | SEG5  | SEG5  | SEG5  | \$32C   | -    | -    | -    | SEG5  |
| \$305   | SEG6  | SEG6  | SEG6  | SEG6  | \$32D   | -    | -    | -    | SEG6  |
| \$306   | SEG7  | SEG7  | SEG7  | SEG7  | \$32E   | -    | -    | -    | SEG7  |
| \$307   | SEG8  | SEG8  | SEG8  | SEG8  | \$32F   | -    | -    | -    | SEG8  |
| \$308   | SEG9  | SEG9  | SEG9  | SEG9  | \$330   | -    | -    | -    | SEG9  |
| \$309   | SEG10 | SEG10 | SEG10 | SEG10 | \$331   | -    | -    | -    | SEG10 |
| \$30A   | SEG11 | SEG11 | SEG11 | SEG11 | \$332   | -    | -    | -    | SEG11 |
| \$30B   | SEG12 | SEG12 | SEG12 | SEG12 | \$333   | -    | -    | -    | SEG12 |
| \$30C   | SEG13 | SEG13 | SEG13 | SEG13 | \$334   | -    | -    | -    | SEG13 |
| \$30D   | SEG14 | SEG14 | SEG14 | SEG14 | \$335   | -    | -    | -    | SEG14 |
| \$30E   | SEG15 | SEG15 | SEG15 | SEG15 | \$336   | -    | -    | -    | SEG15 |
| \$30F   | SEG16 | SEG16 | SEG16 | SEG16 | \$337   | -    | -    | -    | SEG16 |
| \$310   | SEG17 | SEG17 | SEG17 | SEG17 | \$338   | -    | -    | -    | SEG17 |
| \$311   | SEG18 | SEG18 | SEG18 | SEG18 | \$339   | -    | -    | -    | SEG18 |
| \$312   | SEG19 | SEG19 | SEG19 | SEG19 | \$33A   | -    | -    | -    | SEG19 |
| \$313   | SEG20 | SEG20 | SEG20 | SEG20 | \$33B   | -    | -    | -    | SEG20 |
| \$314   | SEG21 | SEG21 | SEG21 | SEG21 | \$33C   | -    | -    | -    | SEG21 |
| \$315   | SEG22 | SEG22 | SEG22 | SEG22 | \$33D   | -    | -    | -    | SEG22 |
| \$316   | SEG23 | SEG23 | SEG23 | SEG23 | \$33E   | -    | -    | -    | SEG23 |
| \$317   | SEG24 | SEG24 | SEG24 | SEG24 | \$33F   | -    | -    | -    | SEG24 |
| \$318   | SEG25 | SEG25 | SEG25 | SEG25 | \$340   | -    | -    | -    | SEG25 |
| \$319   | SEG26 | SEG26 | SEG26 | SEG26 | \$341   | -    | -    | -    | SEG26 |
| \$31A   | SEG27 | SEG27 | SEG27 | SEG27 | \$342   | -    | -    | -    | SEG27 |
| \$31B   | SEG28 | SEG28 | SEG28 | SEG28 | \$343   | -    | -    | -    | SEG28 |
| \$31C   | SEG29 | SEG29 | SEG29 | SEG29 | \$344   | -    | -    | -    | SEG29 |
| \$31D   | SEG30 | SEG30 | SEG30 | SEG30 | \$345   | -    | -    | -    | SEG30 |
| \$31E   | SEG31 | SEG31 | SEG31 | SEG31 | \$346   | -    | -    | -    | SEG31 |
| \$31F   | SEG32 | SEG32 | SEG32 | SEG32 | \$347   | -    | -    | -    | SEG32 |
| \$320   | SEG33 | SEG33 | SEG33 | SEG33 | \$348   | -    | -    | -    | SEG33 |



## SH67P54

### LCD 1/6 Duty, 1/3 Bias (COM1 - 6, SEG1 - 32)

| Address | Bit3  | Bit2  | Bit1  | Bit0  | Address | Bit3 | Bit2 | Bit1  | Bit0  |
|---------|-------|-------|-------|-------|---------|------|------|-------|-------|
|         | COM4  | COM3  | COM2  | COM1  |         | -    | -    | COM6  | COM5  |
| \$300   | SEG1  | SEG1  | SEG1  | SEG1  | \$328   | -    | -    | SEG1  | SEG1  |
| \$301   | SEG2  | SEG2  | SEG2  | SEG2  | \$329   | -    | -    | SEG2  | SEG2  |
| \$302   | SEG3  | SEG3  | SEG3  | SEG3  | \$32A   | -    | -    | SEG3  | SEG3  |
| \$303   | SEG4  | SEG4  | SEG4  | SEG4  | \$32B   | -    | -    | SEG4  | SEG4  |
| \$304   | SEG5  | SEG5  | SEG5  | SEG5  | \$32C   | -    | -    | SEG5  | SEG5  |
| \$305   | SEG6  | SEG6  | SEG6  | SEG6  | \$32D   | -    | -    | SEG6  | SEG6  |
| \$306   | SEG7  | SEG7  | SEG7  | SEG7  | \$32E   | -    | -    | SEG7  | SEG7  |
| \$307   | SEG8  | SEG8  | SEG8  | SEG8  | \$32F   | -    | -    | SEG8  | SEG8  |
| \$308   | SEG9  | SEG9  | SEG9  | SEG9  | \$330   | -    | -    | SEG9  | SEG9  |
| \$309   | SEG10 | SEG10 | SEG10 | SEG10 | \$331   | -    | -    | SEG10 | SEG10 |
| \$30A   | SEG11 | SEG11 | SEG11 | SEG11 | \$332   | -    | -    | SEG11 | SEG11 |
| \$30B   | SEG12 | SEG12 | SEG12 | SEG12 | \$333   | -    | -    | SEG12 | SEG12 |
| \$30C   | SEG13 | SEG13 | SEG13 | SEG13 | \$334   | -    | -    | SEG13 | SEG13 |
| \$30D   | SEG14 | SEG14 | SEG14 | SEG14 | \$335   | -    | -    | SEG14 | SEG14 |
| \$30E   | SEG15 | SEG15 | SEG15 | SEG15 | \$336   | -    | -    | SEG15 | SEG15 |
| \$30F   | SEG16 | SEG16 | SEG16 | SEG16 | \$337   | -    | -    | SEG16 | SEG16 |
| \$310   | SEG17 | SEG17 | SEG17 | SEG17 | \$338   | -    | -    | SEG17 | SEG17 |
| \$311   | SEG18 | SEG18 | SEG18 | SEG18 | \$339   | -    | -    | SEG18 | SEG18 |
| \$312   | SEG19 | SEG19 | SEG19 | SEG19 | \$33A   | -    | -    | SEG19 | SEG19 |
| \$313   | SEG20 | SEG20 | SEG20 | SEG20 | \$33B   | -    | -    | SEG20 | SEG20 |
| \$314   | SEG21 | SEG21 | SEG21 | SEG21 | \$33C   | -    | -    | SEG21 | SEG21 |
| \$315   | SEG22 | SEG22 | SEG22 | SEG22 | \$33D   | -    | -    | SEG22 | SEG22 |
| \$316   | SEG23 | SEG23 | SEG23 | SEG23 | \$33E   | -    | -    | SEG23 | SEG23 |
| \$317   | SEG24 | SEG24 | SEG24 | SEG24 | \$33F   | -    | -    | SEG24 | SEG24 |
| \$318   | SEG25 | SEG25 | SEG25 | SEG25 | \$340   | -    | -    | SEG25 | SEG25 |
| \$319   | SEG26 | SEG26 | SEG26 | SEG26 | \$341   | -    | -    | SEG26 | SEG26 |
| \$31A   | SEG27 | SEG27 | SEG27 | SEG27 | \$342   | -    | -    | SEG27 | SEG27 |
| \$31B   | SEG28 | SEG28 | SEG28 | SEG28 | \$343   | -    | -    | SEG28 | SEG28 |
| \$31C   | SEG29 | SEG29 | SEG29 | SEG29 | \$344   | -    | -    | SEG29 | SEG29 |
| \$31D   | SEG30 | SEG30 | SEG30 | SEG30 | \$345   | -    | -    | SEG30 | SEG30 |
| \$31E   | SEG31 | SEG31 | SEG31 | SEG31 | \$346   | -    | -    | SEG31 | SEG31 |
| \$31F   | SEG32 | SEG32 | SEG32 | SEG32 | \$347   | -    | -    | SEG32 | SEG32 |



## LCD 1/8 Duty, 1/4 Bias (COM1 - 8, SEG1 - 30)


| Address | Bit3  | Bit2  | Bit1  | Bit0  | Address | Bit3  | Bit2  | Bit1  | Bit0  |
|---------|-------|-------|-------|-------|---------|-------|-------|-------|-------|
|         | COM4  | COM3  | COM2  | COM1  |         | COM8  | COM7  | COM6  | COM5  |
| \$300   | SEG1  | SEG1  | SEG1  | SEG1  | \$328   | SEG1  | SEG1  | SEG1  | SEG1  |
| \$301   | SEG2  | SEG2  | SEG2  | SEG2  | \$329   | SEG2  | SEG2  | SEG2  | SEG2  |
| \$302   | SEG3  | SEG3  | SEG3  | SEG3  | \$32A   | SEG3  | SEG3  | SEG3  | SEG3  |
| \$303   | SEG4  | SEG4  | SEG4  | SEG4  | \$32B   | SEG4  | SEG4  | SEG4  | SEG4  |
| \$304   | SEG5  | SEG5  | SEG5  | SEG5  | \$32C   | SEG5  | SEG5  | SEG5  | SEG5  |
| \$305   | SEG6  | SEG6  | SEG6  | SEG6  | \$32D   | SEG6  | SEG6  | SEG6  | SEG6  |
| \$306   | SEG7  | SEG7  | SEG7  | SEG7  | \$32E   | SEG7  | SEG7  | SEG7  | SEG7  |
| \$307   | SEG8  | SEG8  | SEG8  | SEG8  | \$32F   | SEG8  | SEG8  | SEG8  | SEG8  |
| \$308   | SEG9  | SEG9  | SEG9  | SEG9  | \$330   | SEG9  | SEG9  | SEG9  | SEG9  |
| \$309   | SEG10 | SEG10 | SEG10 | SEG10 | \$331   | SEG10 | SEG10 | SEG10 | SEG10 |
| \$30A   | SEG11 | SEG11 | SEG11 | SEG11 | \$332   | SEG11 | SEG11 | SEG11 | SEG11 |
| \$30B   | SEG12 | SEG12 | SEG12 | SEG12 | \$333   | SEG12 | SEG12 | SEG12 | SEG12 |
| \$30C   | SEG13 | SEG13 | SEG13 | SEG13 | \$334   | SEG13 | SEG13 | SEG13 | SEG13 |
| \$30D   | SEG14 | SEG14 | SEG14 | SEG14 | \$335   | SEG14 | SEG14 | SEG14 | SEG14 |
| \$30E   | SEG15 | SEG15 | SEG15 | SEG15 | \$336   | SEG15 | SEG15 | SEG15 | SEG15 |
| \$30F   | SEG16 | SEG16 | SEG16 | SEG16 | \$337   | SEG16 | SEG16 | SEG16 | SEG16 |
| \$310   | SEG17 | SEG17 | SEG17 | SEG17 | \$338   | SEG17 | SEG17 | SEG17 | SEG17 |
| \$311   | SEG18 | SEG18 | SEG18 | SEG18 | \$339   | SEG18 | SEG18 | SEG18 | SEG18 |
| \$312   | SEG19 | SEG19 | SEG19 | SEG19 | \$33A   | SEG19 | SEG19 | SEG19 | SEG19 |
| \$313   | SEG20 | SEG20 | SEG20 | SEG20 | \$33B   | SEG20 | SEG20 | SEG20 | SEG20 |
| \$314   | SEG21 | SEG21 | SEG21 | SEG21 | \$33C   | SEG21 | SEG21 | SEG21 | SEG21 |
| \$315   | SEG22 | SEG22 | SEG22 | SEG22 | \$33D   | SEG22 | SEG22 | SEG22 | SEG22 |
| \$316   | SEG23 | SEG23 | SEG23 | SEG23 | \$33E   | SEG23 | SEG23 | SEG23 | SEG23 |
| \$317   | SEG24 | SEG24 | SEG24 | SEG24 | \$33F   | SEG24 | SEG24 | SEG24 | SEG24 |
| \$318   | SEG25 | SEG25 | SEG25 | SEG25 | \$340   | SEG25 | SEG25 | SEG25 | SEG25 |
| \$319   | SEG26 | SEG26 | SEG26 | SEG26 | \$341   | SEG26 | SEG26 | SEG26 | SEG26 |
| \$31A   | SEG27 | SEG27 | SEG27 | SEG27 | \$342   | SEG27 | SEG27 | SEG27 | SEG27 |
| \$31B   | SEG28 | SEG28 | SEG28 | SEG28 | \$343   | SEG28 | SEG28 | SEG28 | SEG28 |
| \$31C   | SEG29 | SEG29 | SEG29 | SEG29 | \$344   | SEG29 | SEG29 | SEG29 | SEG29 |
| \$31D   | SEG30 | SEG30 | SEG30 | SEG30 | \$345   | SEG30 | SEG30 | SEG30 | SEG30 |

## SEG9 - 30 is used as scan output port


| Address | Bit0  | Address | Bit0  | Address | Bit0  | Address | Bit0  |
|---------|-------|---------|-------|---------|-------|---------|-------|
| \$358   | SEG9  | \$35E   | SEG15 | \$364   | SEG21 | \$36A   | SEG27 |
| \$359   | SEG10 | \$35F   | SEG16 | \$365   | SEG22 | \$36B   | SEG28 |
| \$35A   | SEG11 | \$360   | SEG17 | \$366   | SEG23 | \$36C   | SEG29 |
| \$35B   | SEG12 | \$361   | SEG18 | \$367   | SEG24 | \$36D   | SEG30 |
| \$35C   | SEG13 | \$362   | SEG19 | \$368   | SEG25 |         |       |
| \$35D   | SEG14 | \$363   | SEG20 | \$369   | SEG26 |         |       |



10.5. LCD Waveform




Example the output waveform of 1/8 duty and 1/4 bias







Example 1/4 Duty 1/3 Bias




10.6. Shared to LED Application

User can use SEG & COM in the application of LED matrix by Code Option and configuration of LED RAM is the same as LCD RAM.


Application Note

The SEG & COM can not driver the LED matrix directly for the cause of weak driving ability. So in the LED Matrix application the driving circuit will be used such as following. Example 1/8 Duty LED Matrix Application Circuit.






## 10.7. LED Waveform



### Example 1/4 Duty 4X10 Dots



## 11. Read ROM DATA

| Address | Bit 3  | Bit 2  | Bit 1  | Bit 0  | R/W | Remarks                              |
|---------|--------|--------|--------|--------|-----|--------------------------------------|
| \$1A    | RDT.3  | RDT.2  | RDT.1  | RDT.0  | R/W | ROM Data table address/data register |
| \$1B    | RDT.7  | RDT.6  | RDT.5  | RDT.4  | R/W | ROM Data table address/data register |
| \$1C    | RDT.11 | RDT.10 | RDT.9  | RDT.8  | R/W | ROM Data table address/data register |
| \$1D    | RDT.15 | RDT.14 | RDT.13 | RDT.12 | R/W | ROM Data table address/data register |


The RDT register consists of a 12-bit write-only PC address load register (RDT.11 - RDT.0) and a 16-bit read-only ROM table data read-out register (RDT.15 - RDT.0).

To read out the ROM table data, users should write the ROM table address to RDT register first (high nibble first then low nibble), then after one instruction, the right data will put into RDT register automatically (write lowest nibble of address into \$1A will start the data read-out action).



## 12. Programmable Sound Generator (PSG)

PSG has channel1 and channel2. The function block diagram is shown as follows:



The PSG function provides four sub functions for wide applications.

### Programmable Sound

Two channels create programmable sound. Every channel can be programmed as follows:

- Enable/Disable every channel sounds.
- Select every channel sound frequency.
- Two channel sounds are mixed into one PSG output.
- The PSG output can be controlled at 4 volume levels.

### Fine Noise

PSG can provide wide-band noise.

The wide-band noise volume can be controlled at 4 volume levels.

### Alarm

PSG can provide many alarm functions by the software.

The alarm carrier frequency can be programmed individually.


The alarm volume can be controlled at 4 volume levels.

### Remote Control

The remote control is the only expandable application for PSG sound. Since the remote control frequency is 56.13kHz or 37.92kHz, the software can select the sound frequency.

#### 12.1. PSG Sub Block Diagram

MPX block diagram




| SEL1 | SEL0 | Clock Source | OSC clock       | PSG clock |
|------|------|--------------|-----------------|-----------|
| 0    | 0    | OSC          | OSC = 32.768kHz | 32.768kHz |
|      |      |              | OSC = 262kHz    | 262kHz    |
| 0    | 1    | OSC/2        | OSC = 32.768kHz | 16.384kHz |
|      |      |              | OSC = 262kHz    | 131kHz    |
| 1    | 0    | OSCX         | OSCX = 1.8MHz   | 1.8MHz    |
|      |      |              | OSCX = 455kHz   | 455kHz    |
| 1    | 1    | OSCX/16      | OSCX = 1.8MHz   | 112.5kHz  |
|      |      |              | OSCX = 455kHz   | 28.4kHz   |

The MPX block selects 4 clock sources as PSG clock that provides the two channel clock sources.




**Channel 1**



| OCT1 | Scaling ratio |
|------|---------------|
| 0    | 1             |
| 1    | 1/8           |

Channel 1 is constructed by a 7-bit pseudo random counter. Channel 1 is enabled/disabled by CH1EN. It creates either a sound frequency or an alarm carrier frequency or a remote carrier frequency

**Channel 2**




| OCT2 | Scaling ratio |
|------|---------------|
| 0    | 1             |
| 1    | 1/8           |

A 15-bit pseudo random counter, construct channel 2. Channel 2 is enabled/disabled by CH2EN. It can be a 15-bit wide-band noise generator or a 7-bit sound generator. It can also create an alarm envelope signal.

| C2M | C1M | Remarks  |
|-----|-----|--|
| 0   | 0   | CH1 is a Sound generator. CH2 is a Sound generator.      |
| 1   | 0   | CH1 is a Sound generator. CH2 is a Noise generator.      |
| x   | 1   | CH1 is a Sound generator. CH2 is an Alarm mode register. |



## Mixer



The MIXER mixes CH1-OUT and CH2-OUT into one tone output to PORTA.1, PORTA.2, when PAM1 = 1, PAM2 = 1. Then the tone output is controlled by the volume control bit into 4 volume levels and in the end outputted by PSG.

PORTA.1 & PORTA.2 are controlled by PAM1 & PAM2

| PAM2 | PAM1 | Remarks   |
|------|------|---|
| 0    | 0    | PORTA.1: I/O PORT    PORTA.2: I/O PORT                                    |
| 0    | 1    | PORTA.1: PSG output    PORTA.2: I/O PORT                                  |
| 1    | 0    | PORTA.1: I/O PORT    PORTA.2: $\overline{\text{PSG}}$ output              |
| 1    | 1    | PORTA.1: PSG output    PORTA.2: $\overline{\overline{\text{PSG}}}$ output |

| SEL1 | SEL0 | Vol. control |
|------|------|--------------|
| 0    | 0    | NO           |
| 0    | 1    | YES          |
| 1    | 0    | YES          |
| 1    | 1    | YES          |

| VOL1 | VOL0 | Vol. Level |
|------|------|------------|
| 0    | 0    | 1          |
| 0    | 1    | 2          |
| 1    | 0    | 3          |
| 1    | 1    | 4          |

**Note:**

The user should not enable two PSG channels together to produce one tone; otherwise it will produce some unpredictable errors. If it is necessary to use 2 channels together (i.e.: to play two channel melody), do not allow score always is the same tones, then the unpredicted errors will not occur or user will ignore it.



## SH67P54

The Value N of Divider1 is Corresponding to the REG C1.6 - C1.0 or REG C2.14 - C2.8 as shown in the following Table:

| LSFR<br>(C1.6 - C1.0)<br>(C2.14 - C2.8) | N   | LSFR<br>(C1.6 - C1.0)<br>(C2.14 - C2.8) | N  | LSFR<br>(C1.6 - C1.0)<br>(C2.14 - C2.8) | N  | LSFR<br>(C1.6 - C1.0)<br>(C2.14 - C2.8) | N  |
|---|-----|---|----|---|----|---|----|
| 01                                      | 127 | 16                                      | 95 | 12                                      | 63 | 4B                                      | 31 |
| 02                                      | 126 | 2C                                      | 94 | 24                                      | 62 | 17                                      | 30 |
| 04                                      | 125 | 59                                      | 93 | 49                                      | 61 | 2E                                      | 29 |
| 08                                      | 124 | 33                                      | 92 | 13                                      | 60 | 5D                                      | 28 |
| 10                                      | 123 | 67                                      | 91 | 26                                      | 59 | 3B                                      | 27 |
| 20                                      | 122 | 4E                                      | 90 | 4D                                      | 58 | 77                                      | 26 |
| 41                                      | 121 | 1D                                      | 89 | 1B                                      | 57 | 6E                                      | 25 |
| 03                                      | 120 | 3A                                      | 88 | 36                                      | 56 | 5C                                      | 24 |
| 06                                      | 119 | 75                                      | 87 | 6D                                      | 55 | 39                                      | 23 |
| 0C                                      | 118 | 6A                                      | 86 | 5A                                      | 54 | 73                                      | 22 |
| 18                                      | 117 | 54                                      | 85 | 35                                      | 53 | 66                                      | 21 |
| 30                                      | 116 | 29                                      | 84 | 6B                                      | 52 | 4C                                      | 20 |
| 61                                      | 115 | 53                                      | 83 | 56                                      | 51 | 19                                      | 19 |
| 42                                      | 114 | 27                                      | 82 | 2D                                      | 50 | 32                                      | 18 |
| 05                                      | 113 | 4F                                      | 81 | 5B                                      | 49 | 65                                      | 17 |
| 0A                                      | 112 | 1F                                      | 80 | 37                                      | 48 | 4A                                      | 16 |
| 14                                      | 111 | 3E                                      | 79 | 6F                                      | 47 | 15                                      | 15 |
| 28                                      | 110 | 7D                                      | 78 | 5E                                      | 46 | 2A                                      | 14 |
| 51                                      | 109 | 7A                                      | 77 | 3D                                      | 45 | 55                                      | 13 |
| 23                                      | 108 | 74                                      | 76 | 7B                                      | 44 | 2B                                      | 12 |
| 47                                      | 107 | 68                                      | 75 | 76                                      | 43 | 57                                      | 11 |
| 0F                                      | 106 | 50                                      | 74 | 6C                                      | 42 | 2F                                      | 10 |
| 1E                                      | 105 | 21                                      | 73 | 58                                      | 41 | 5F                                      | 9  |
| 3C                                      | 104 | 43                                      | 72 | 31                                      | 40 | 3F                                      | 8  |
| 19                                      | 103 | 07                                      | 71 | 63                                      | 39 | 7F                                      | 7  |
| 72                                      | 102 | 0E                                      | 70 | 46                                      | 38 | 7E                                      | 6  |
| 64                                      | 101 | 1C                                      | 69 | 0D                                      | 37 | 7C                                      | 5  |
| 48                                      | 100 | 38                                      | 68 | 1A                                      | 36 | 78                                      | 4  |
| 11                                      | 99  | 71                                      | 67 | 34                                      | 35 | 70                                      | 3  |
| 22                                      | 98  | 62                                      | 66 | 69                                      | 34 | 60                                      | 2  |
| 45                                      | 97  | 44                                      | 65 | 52                                      | 33 | 40                                      | 1  |
| 0B                                      | 96  | 09                                      | 64 | 25                                      | 32 |   |    |



## 12.2. Function Description

PSG as sound generator



The programmable sound is one of the 4 working modes. The software designer can select up to 16 clock sources as PSG clock. And then select the CH1 and CH2 frequency divided value that is controlled by the value of REG C1.6 - C1.0 or C2.14 - C2.8. The user can select the 4-volume level controlled by VOL0, VOL1. The music tone can output both PSG and  $\overline{\text{PSG}}$ . The user also can control the OCT1, OCT2 bit that shifts the music tone 3 octaves.

### Example 1: CH1EN = CH2EN = 1

OSCX = 1.8MHz, SEL0 = SEL1 = 1  
So PSG clock = 112kHz; Switch clock = 28kHz  
Vol. Clock = 112kHz

### Example 2: CH1EN = 0; CH2EN = 1


OSCX = 1.8MHz, SEL0 = SEL1 = 1  
So PSG clock = 112kHz; Switch clock = 28kHz;  
Vol. Clock = 112kHz



### Example 3: CH1EN = CH2EN = 1

OSC = 32.768kHz, SEL0 = SEL1 = 0  
So PSG clock = 32.768kHz; Switch clock = 32.768kHz

No vol. control, the VOL level is set to 4 by hardware, so software should set VOL0 = VOL1 = 1.



### Note:

For 32.768kHz operations, the volume control cannot be used, since the PWM multiplexing frequency is not high enough to switch sound! If a user wants to turn off the PSG completely, the software must disable both channels. The user should not turn off the PSG by zero waves from output. Both the CH1EN and CH2EN should be set to "0" for the low power operation mode.

### Example 4

If software designer wants to create C2 (Channel 1) mixed with F5 (Channel 2) sound (For the C2, F5 sound frequency please refer to Music Table 1 and Music Table 2), VOL level = 3. Then the user can select the suggestion as follows:

- (1) The user first selects CH1EN = CH2EN = 1, C1M = C2M = 0.
- (2) The user can select OSCX = 1.8MHz and SEL0 = SEL1 = 1, so the PSG CLK = 112.5kHz.
- (3) Then the user can select OCT1 = 1 and the value of channel 1 LSFR (C1.6 - C1.0) = 23, so the N = 108. Please see the Music Table 1. So the channel 1 sound frequency =  $112.5\text{kHz}/8/(2 \times 108) = 64.10\text{Hz} \approx$  the C2 sound frequency.
- (4) Then the user can select OCT2 = 0 and the value of channel 2 LSFR (C2.8 - C2.14) = 4F, so the N = 81. Please refer to the Music Table 1. So the channel 2 sound frequency =  $112.5\text{kHz}/1/(2 \times 81) = 694.4\text{Hz} \approx$  the F5 sound frequency.
- (5) Lastly, the user should select the VOL1 = 1 and VOL0 = 0, so the VOL level = 3.

**Note:**

The designer provides two crossing tables as an appendix since the designer prefers PSG clock = 32.768kHz or PSG clock = 112.5kHz.

**PSG as a Noise Generator**

Fine noise is created by CH2. If the user wants to create the single noise, then make the CH1 music tone output. Otherwise, the user can mix the wide-band noise and the CH1 music tone into one output through the MIXER. Lastly, the user can select 4 volume levels controlled by VOL0, VOL1.


**PSG as an Alarm Generator**

When PSG is in the alarm mode, the CH1 provides the alarm carrier frequency and the CH2 provides the alarm envelope signal. Lastly the user can select 4 volume levels controlled by VOL0, VOL1. The channel 2 low nibble C2.0 - C2.3 will be the alarm control register. Channel 1 output would modulate with an ALARM envelope control for 32.768kHz or 262kHz. The carrier frequency can be programmed by PSG channel 1. In reading this alarm control register, the user can read the corresponding output envelope frequency (the 1Hz, 4Hz, 8Hz, and 32Hz).

**Alarm Control Register (OSC = 32.768kHz or 262kHz)**

| \$373 | C2.3 | C2.2 | C2.1 | C2.0 | Alarm output control |
|-------|------|------|------|------|----------------------|
|       | 0    | 0    | 0    | 0    | DC envelop           |
|       | X    | X    | X    | 1    | 1Hz output           |
|       | X    | X    | 1    | X    | 4Hz output           |
|       | X    | 1    | X    | X    | 8Hz output           |
|       | 1    | X    | X    | X    | 32Hz output          |

Figure: Alarm modulation output for OSC = 32.768kHz or OSC = 262kHz.

**PSG as Remote Control**

The remote control is only an expandable application for PSG sound. The user can select the CH1 as tone output and the CH2 will create alarm frequency envelope signal.

When PSG channel is programmed in the ALARM mode, the programmer can set ALARM mode register to "0000B". Program the adequate frequency output to PSG output. Then use PAM1 or PAM2 control the envelope of code. In this way, remote control function can be implemented easily.

**The Remote Frequency = 56.73kHz or 37.92kHz.**

The software should select OSCX = 455kHz, SEL1 = 1 and SEL0 = 0, so that the PSG Clock = 455kHz.

Then select channel 1 alarm mode (C1M = 1), and OCT1 = 0, C2.0 - C2.3 are set to 00H. VOL1, VOL2 = 1, 1.

Then select C1.6 - C1.0 = 7E, so that N = 6 and the PSG output frequency =  $455\text{kHz}/(2 \times 6) = 37.92\text{kHz}$ .

Or select C1.6 - C1.0 = 78, so that N = 4 and the PSG output frequency =  $455\text{kHz}/(2 \times 4) = 56.87\text{kHz}$ .





### 13. Interrupt

Four interrupt sources are available in SH67P54:

- External interrupt (INT0)
- Timer0 interrupt
- Base timer interrupt
- Port's falling/rising edge detection interrupt (INT1)


#### 13.1. Interrupt Control Bits and Interrupt Service

The interrupt control flags are mapped on \$00 and \$01 of the system register. They can be accessed or tested by the program. Those flags are cleared to 0 at initialization by the chip reset.

#### The Configuration of System Register \$0:

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Function                |
|---------|-------|-------|-------|-------|-------------------------|
| \$00    | IEX   | IET0  | IEBT  | IEP   | Interrupt enable flags  |
| \$01    | IRQX  | IRQT0 | IRQBT | IRQP  | Interrupt request flags |

When IEx is set to 1 and the interrupt request is generated (IRQx is 1), the interrupt will be activated and the vector address will be generated from the priority PLA corresponding to the interrupt sources. When an interrupt occurs, the PC and CY flag will be saved into the stack memory and jump to the interrupt service vector address. After the interrupt occurs, all interrupt enable flags (IEx) are reset to 0 automatically, so when IRQx is 1 and IEx is set to 1 again, the interrupt will be activated and the vector address will be generated from the priority PLA corresponding to the interrupt sources.



Interrupt Servicing Sequence Diagram

#### Interrupt Nesting:

During the SH6610D CPU interrupt service, the user can enable any interrupt enable flag before returning from the interrupt. The servicing sequence diagram shows the next interrupt and the next nesting interrupt occurrences. If the interrupt request is ready and the instruction of execution N is IE enable, then the interrupt will start immediately after the next two instruction executions. However, if instruction I1 or instruction I2 disables the interrupt request or enable flag, then the interrupt service will be terminated.

#### 13.2. External Interrupt

External interrupt is shared with the PORTA.0, falling/rising edge active. When the bit 3 of the register \$0 (IEX) is set to 1, the external interrupt is enabled. The External interrupt can be used to wake the CPU from the HALT mode.

#### 13.3. Timer0 Interrupt, Base Timer Interrupt

The input clock of Timer0 and Base Timer are based on system clocks or OSC clock/INT0 input as Timer0 and Base Timer source. The timer overflow from \$FF to \$00 will generate an internal interrupt request (IRQT0 or IRQBT = 1). If the interrupt enable flag is enabled (IET0 or IEBT = 1), a timer interrupt service routine will start. Timer interrupt can also be used to wake the CPU from the HALT mode.

#### 13.4. Port Interrupt

The PORTB and PORTC are used as port interrupt sources. Since PORTB and PORTC are bit programmable I/Os, so only the voltage transition from VDD to GND applying to the digital input port can generate a port interrupt. The condition is that the other port must be input high level.



## 14. HALT and STOP Mode

After the execution of HALT instruction, the device will enter halt mode. In the halt mode, CPU will stop operating. But peripheral circuit (Timer0, Base Timer, and Watchdog Timer) will keep operating.

After the execution of STOP instruction, the device will enter stop mode. In the stop mode, the whole chip (including oscillator) will stop operating without watchdog timer, if it is enabled.

In HALT mode, SH67P54 can be waked up if any interrupt occurs.

In STOP mode, SH67P54 can be waked up if port interrupt occurs or Watchdog timer overflow (when WDT is enabled).

When SH67P54 is waked up by interrupt from HALT or STOP mode, it will save current PC into the stack and jump to the corresponding interrupt vector address.

## 15. Warm-up Timer

The device has oscillator warm-up timer to eliminate unstable state of initial oscillation when oscillator starts oscillating in the following conditions:

- Hardware reset
- Power on reset
- Low voltage reset
- Wake-up from stop mode

Warm-up time interval:

(1) If RC oscillator is selected as system clock, the warm-up counter prescaler is divided by  $2^7$  (128).

Example: 262kHz RC is system clock, warm-up time interval is  $2^7 \times (1/262\text{kHz}) = 0.489\text{ms}$ .

(2) If Ceramic Resonator/Crystal Oscillator is selected as system clock, the warm-up counter prescaler is divided by  $2^{12}$  (4096).

Example: 8MHz Ceramic is system clock, warm-up time interval is  $2^{12} \times (1/8\text{MHz}) = 0.512\text{ms}$ .




## 16. Options

### 16.1. Bonding Options

Up to 4 different bonding options are possible for the user's needs. The chip's program has 4 different program flows that will vary depending on which bonding option is used. The readable contents of BD1 and BD0 will be different depending on bonding.

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks   |
|---------|-------|-------|-------|-------|-----|---|
| \$0C    |       |       | BD 1  | BD 0  | R   | Bit0, 1: Bonding option. BD0 is weakly pulled high, BD1 is weakly pulled low.<br>Bit2, 3: PORTA.1 & PORTA.2 as PSG output or I/O PORT |
|         | PAM2  | PAM1  |       |       | R/W |   |
|         | X     | X     | 0     | 1     |     |   |
|         | X     | X     | 1     | 1     |     | BD1 bond to VDD   |
|         | X     | X     | 0     | 0     |     | BD0 bond to GND   |
|         | X     | X     | 1     | 0     |     | BD0 bond to GND and BD1 bond to VDD   |



SH67P54 Bonding Option

**16.2. Code Option**

- (a) Oscillate type:
  - 0 = 32.768kHz Crystal oscillator
  - 1 = 262kHz RC oscillator
- (b) OSCX range select:
  - 0 = 400kHz - 2MHz
  - 1 = 2MHz-8MHz
- (c) Watchdog timer:
  - 0 = Enable
  - 1 = Disable
- (d) LVR Reset
  - 0 = Disable
  - 1 = Enable
- (e) LVR level
  - 0 = Level1: 4.0V
  - 1 = Level2: 2.5V
- (f) LCD/LED matrix
  - 0 = LCD application
  - 1 = LED matrix application



## 17. Instruction Set

All instructions are one cycle and one-word instructions. The characteristic is memory-oriented operation.

Arithmetic and Logical Instruction

### Accumulator Type

| Mnemonic     | Instruction Code    | Function  | Flag Change |
|--------------|---------------------|---|-------------|
| ADC X (, B)  | 00000 0bbb xxx xxxx | AC $\leftarrow Mx + Ac + CY$  | CY          |
| ADCM X (, B) | 00000 1bbb xxx xxxx | AC, Mx $\leftarrow Mx + Ac + CY$  | CY          |
| ADD X (, B)  | 00001 0bbb xxx xxxx | AC $\leftarrow Mx + Ac$   | CY          |
| ADDM X (, B) | 00001 1bbb xxx xxxx | AC, Mx $\leftarrow Mx + Ac$   | CY          |
| SBC X (, B)  | 00010 0bbb xxx xxxx | AC $\leftarrow Mx + -Ac + CY$   | CY          |
| SBCM X (, B) | 00010 1bbb xxx xxxx | AC, Mx $\leftarrow Mx + -Ac + CY$   | CY          |
| SUB X (, B)  | 00011 0bbb xxx xxxx | AC $\leftarrow Mx + -Ac + 1$  | CY          |
| SUBM X (, B) | 00011 1bbb xxx xxxx | AC, Mx $\leftarrow Mx + -Ac + 1$  | CY          |
| EOR X (, B)  | 00100 0bbb xxx xxxx | AC $\leftarrow Mx \oplus Ac$  |             |
| EORM X (, B) | 00100 1bbb xxx xxxx | AC, Mx $\leftarrow Mx \oplus Ac$  |             |
| OR X (, B)   | 00101 0bbb xxx xxxx | AC $\leftarrow Mx   Ac$   |             |
| ORM X (, B)  | 00101 1bbb xxx xxxx | AC, Mx $\leftarrow Mx   Ac$   |             |
| AND X (, B)  | 00110 0bbb xxx xxxx | AC $\leftarrow Mx \& Ac$  |             |
| ANDM X (, B) | 00110 1bbb xxx xxxx | AC, Mx $\leftarrow Mx \& Ac$  |             |
| SHR          | 11110 0000 000 0000 | 0 $\rightarrow$ AC [3]; AC [0] $\rightarrow$ CY ;<br>AC shift right one bit | CY          |

### Immediate Type

| Mnemonic   | Instruction Code    | Function                        | Flag Change |
|------------|---------------------|---------------------------------|-------------|
| ADI X, I   | 01000 iiii xxx xxxx | AC $\leftarrow Mx + I$          | CY          |
| ADIM X, I  | 01001 iiii xxx xxxx | AC, Mx $\leftarrow Mx + I$      | CY          |
| SBI X, I   | 01010 iiii xxx xxxx | AC $\leftarrow Mx + -I + 1$     | CY          |
| SBIM X, I  | 01011 iiii xxx xxxx | AC, Mx $\leftarrow Mx + -I + 1$ | CY          |
| EORIM X, I | 01100 iiii xxx xxxx | AC, Mx $\leftarrow Mx \oplus I$ |             |
| ORIM X, I  | 01101 iiii xxx xxxx | AC, Mx $\leftarrow Mx   I$      |             |
| ANDIM X, I | 01110 iiii xxx xxxx | AC, Mx $\leftarrow Mx \& I$     |             |

### Decimal Adjust

| Mnemonic | Instruction Code    | Function                                    | Flag Change |
|----------|---------------------|---|-------------|
| DAA X    | 11001 0110 xxx xxxx | AC; Mx $\leftarrow$ Decimal adjust for add. | CY          |
| DAS X    | 11001 1010 xxx xxxx | AC; Mx $\leftarrow$ Decimal adjust for sub. | CY          |



## Transfer Instruction

| Mnemonic    | Instruction Code    | Function   | Flag Change |
|-------------|---------------------|------------|-------------|
| LDA X (, B) | 00111 0bbb xxx xxxx | AC ← Mx    |             |
| STA X (, B) | 00111 1bbb xxx xxxx | Mx ← AC    |             |
| LDI X, I    | 01111 iiii xxx xxxx | AC, Mx ← I |             |

## Control Instruction

| Mnemonic  | Instruction Code       | Function                                 | Flag Change |
|-----------|------------------------|--|-------------|
| BAZ X     | 10010 xxxx xxx xxxx    | PC ← X if AC = 0                         |             |
| BNZ X     | 10000 xxxx xxx xxxx    | PC ← X if AC ≠ 0                         |             |
| BC X      | 10011 xxxx xxx xxxx    | PC ← X if CY = 1                         |             |
| BNC X     | 10001 xxxx xxx xxxx    | PC ← X if CY ≠ 1                         |             |
| BA0 X     | 10100 xxxx xxx xxxx    | PC ← X if AC (0) = 1                     |             |
| BA1 X     | 10101 xxxx xxx xxxx    | PC ← X if AC (1) = 1                     |             |
| BA2 X     | 10110 xxxx xxx xxxx    | PC ← X if AC (2) = 1                     |             |
| BA3 X     | 10111 xxxx xxx xxxx    | P ← X if AC (3) = 1                      |             |
| CALL X    | 11000 xxxx xxx xxxx    | ST ← CY; PC + 1<br>P ← X (Not include p) |             |
| RTNW H, L | 11010 000h hhh I I I I | PC ← ST; TBR ← hhhh; AC ← I I I I        |             |
| RTNI      | 11010 1000 000 0000    | CY; PC ← ST                              | CY          |
| HALT      | 11011 0000 000 0000    |  |             |
| STOP      | 11011 1000 000 0000    |  |             |
| JMP X     | 1110p xxxx xxx xxxx    | PC ← X (Include p)                       |             |
| TJMP      | 11110 1111 111 1111    | P ← (PC11 - C8) (TBR) (AC)               |             |
| NOP       | 11111 1111 111 1111    | No Operation                             |             |

## Where

| PC  | Program counter           | I   | Immediate data       | p   | ROM page = 0          |
|-----|---------------------------|-----|----------------------|-----|-----------------------|
| AC  | Accumulator               | ⊕   | Logical exclusive OR | ST  | Stack                 |
| -AC | Complement of accumulator |     | Logical OR           | TBR | Table Branch Register |
| CY  | Carry flag                | &   | Logical AND          |     |                       |
| Mx  | Data memory               | bbb | RAM bank = 000       |     |                       |



## Electrical Characteristics

### Absolute Maximum Ratings\*

|                               |                          |
|-------------------------------|--------------------------|
| DC Supply Voltage             | -0.3V to +7.0V           |
| Input Voltage                 | -0.3V to $V_{DD} + 0.3V$ |
| Operating Ambient Temperature | -40°C to +85°C           |
| Storage Temperature           | -55°C to +125°C          |

### \*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

### DC Electrical Characteristics

( $V_{DD} = 3.0V$ ,  $GND = 0V$ ,  $T_A = 25^\circ C$ ,  $f_{osc} = 32.768kHz$ ,  $f_{oscx}$  is not used, LCD voltage divider resistor = 270k $\Omega$ , 1/4 LCD bias, unless otherwise specified)

| Parameter                    | Symbol     | Min.                | Typ.                  | Max.                | Unit       | Conditions   |
|------------------------------|------------|---------------------|-----------------------|---------------------|------------|--|
| Operating Voltage            | $V_{DD}$   | 2.4                 | 3                     | 6                   | V          |  |
| Operating Current            | $I_{OP1}$  | -                   | 12                    | 22                  | $\mu A$    | All output pins unload execute NOP instruction, LCD off, WDT off                                 |
| Operating Current            | $I_{OP2}$  | -                   | 0.3                   | 0.5                 | mA         | All output pins unloaded, OSCX as system oscillator, $f_{oscx} = 4MHz$ (Execute NOP instruction) |
| Standby Current              | $I_{SB1}$  | -                   | 4                     | 6                   | $\mu A$    | All output pins unload (HALT mode), WDT off, LVR off, LCD off                                    |
| Standby Current              | $I_{SB1H}$ | -                   | 200                   | 300                 | $\mu A$    | All output pins unload, (HALT mode) OSCX as system oscillator, $f_{oscx} = 4MHz$ WDT off         |
| Standby Current              | $I_{SB2}$  | -                   | -                     | 1                   | $\mu A$    | All output pins unload (STOP mode), LCD off, WDT off   |
| Input High Voltage           | $V_{IH}$   | $0.7 \times V_{DD}$ | -                     | $V_{DD} + 0.3$      | V          | PORTA - PORTD  |
| Input High Voltage           | $V_{IH1}$  | $0.8 \times V_{DD}$ | -                     | $V_{DD} + 0.3$      | V          | $\overline{RESET}$ (Schmitt trigger input)   |
| Input Low Voltage            | $V_{IL}$   | -0.3                | -                     | $0.3 \times V_{DD}$ | V          | PORTA - PORTD  |
| Input Low Voltage            | $V_{IL1}$  | -0.3                | -                     | $0.2 \times V_{DD}$ | V          | $\overline{RESET}$ (Schmitt trigger input)   |
| Output High Voltage          | $V_{OH1}$  | $0.7 \times V_{DD}$ | -                     | -                   | V          | PORTA.0, PORTA.3, PORTB - D ( $I_{OH} = -2mA$ )  |
| Output Low Voltage           | $V_{OL1}$  | -                   | -                     | $0.2 \times V_{DD}$ | V          | PORTA.0, PORTA.3, PORTB - D ( $I_{OL} = 2mA$ )   |
| Output High Voltage          | $V_{OH2}$  | $0.7 \times V_{DD}$ | -                     | -                   | V          | PORTA.1 - 2 or Alarm output, $I_{OH} = -5mA$   |
| Output Low Voltage           | $V_{OL2}$  | -                   | -                     | $0.2 \times V_{DD}$ | V          | PORTA.1 - 2 or Alarm output, $I_{OL} = 5mA$  |
| Output High Voltage          | $V_{OH3}$  | $V_{DD} - 0.6$      | -                     | -                   | V          | SEGx to be output port or LED SEGx $I_{OH} = -1mA$   |
| Output Low Voltage           | $V_{OL3}$  | -                   | -                     | 0.6                 | V          | SEGx to be output port or LED SEGx, $I_{OL} = 1mA$   |
| Output High Voltage          | $V_{OH4}$  | $V_{DD} - 0.6$      | -                     | -                   | V          | LED COMx, $I_{OH} = -100\mu A$   |
| Output Low Voltage           | $V_{OL4}$  | -                   | -                     | $GND + 0.6$         | V          | LED COMx, $I_{OL} = 2.5mA$   |
| LCD Driving on resistor      | $R_{ON}$   | -                   | 5                     | -                   | k $\Omega$ | LCD COMx, LCD SEGx, the voltage variation of V1, V2, V3, V4 is less than 0.2V                    |
| Pull-high Resistor           | $R_{PH}$   | -                   | 200                   | -                   | k $\Omega$ | PORTA - D  |
| Pull-low Resistor            | $R_{PL}$   | -                   | 200                   | -                   | k $\Omega$ | PORTA - D  |
| WDT Current                  | $I_{WDT}$  | -                   | -                     | 10                  | $\mu A$    |  |
| LCD Lighting                 | $I_{LCD}$  | -                   | 8                     | 10                  | $\mu A$    |  |
| LCD voltage divider resistor | $R_{LCD}$  | -                   | 270<br>90<br>30<br>10 | -                   | k $\Omega$ | RLCD1, RLCD0 = 0, 0<br>RLCD1, RLCD0 = 0, 1<br>RLCD1, RLCD0 = 1, 0<br>RLCD1, RLCD0 = 1, 1         |



## SH67P54

### DC Electrical Characteristics

(V<sub>DD</sub> = 5.0V, GND = 0V, T<sub>A</sub> = 25°C, f<sub>osc</sub> = 32.768kHz, f<sub>oscx</sub> is not used, LCD voltage divider resistor = 270kΩ, 1/4 LCD bias, unless otherwise specified)

| Parameter          | Symbol            | Min.                  | Typ | Max.                  | Unit | Conditions  |
|--------------------|-------------------|-----------------------|-----|-----------------------|------|---|
| Operating Voltage  | V <sub>DD</sub>   | 2.4                   | 5   | 6                     | V    |   |
| Operating Current  | I <sub>OP1</sub>  | -                     | 22  | 42                    | μA   | All output pins unload execute NOP instruction, LCD off, WDT off  |
| Operating Current  | I <sub>OP2</sub>  | -                     | 1.5 | 2                     | mA   | All output pins unloaded, OSCX as system oscillator, f <sub>oscx</sub> = 8MHz (Execute NOP instruction) |
| Standby Current    | I <sub>SB1</sub>  | -                     | 7   | 12                    | μA   | All output pins unload (HALT mode), WDT off, LVR off  |
| Standby Current    | I <sub>SB1H</sub> | -                     | 600 | 800                   | μA   | All output pins unload, (HALT mode), OSCX as system oscillator, f <sub>oscx</sub> = 8MHz WDT off        |
| Standby Current    | I <sub>SB2</sub>  | -                     | -   | 1                     | μA   | All output pins unload (STOP mode), LCD off, WDT off  |
| Input High Voltage | V <sub>IH</sub>   | 0.7 X V <sub>DD</sub> | -   | V <sub>DD</sub> + 0.3 | V    | PORTA - PORTD   |
| Input High Voltage | V <sub>IH1</sub>  | 0.8 X V <sub>DD</sub> | -   | V <sub>DD</sub> + 0.3 | V    | $\overline{\text{RESET}}$ (Schmitt trigger input)   |
| Input Low Voltage  | V <sub>IL</sub>   | -0.3                  | -   | 0.3 X V <sub>DD</sub> | V    | PORTA - PORTD   |
| Input Low Voltage  | V <sub>IL1</sub>  | -0.3                  | -   | 0.2 X V <sub>DD</sub> | V    | $\overline{\text{RESET}}$ (Schmitt trigger input)   |
| Pull-high Resistor | R <sub>PH</sub>   | -                     | 150 | -                     | kΩ   | PORTA - D   |
| Pull-low Resistor  | R <sub>PL</sub>   | -                     | 150 | -                     | kΩ   | PORTA - D   |
| WDT Current        | I <sub>WDT</sub>  | -                     | -   | 20                    | μA   |   |
| LCD Lighting       | I <sub>LCD</sub>  | -                     | 12  | 15                    | μA   |   |





## SH67P54

**AC Characteristics** ( $V_{DD} = 3.0V$ ,  $GND = 0V$ ,  $T_A = 25^\circ C$ ,  $f_{osc} = 32.768kHz$  crystal, unless otherwise specified)

| Parameter              | Symbol    | Min. | Typ.   | Max. | Unit    | Conditions |
|------------------------|-----------|------|--------|------|---------|------------|
| Oscillation Start Time | $t_{STT}$ | -    | 1      | 2    | s       |            |
| Instruction Time       | $T_{cy}$  |      | 122.07 |      | $\mu s$ |            |

**AC Characteristics** ( $GND = 0V$ ,  $T_A = 25^\circ C$ ,  $f_{osc} = 262kHz$  RC,  $f_{oscx}$  stop, unless otherwise specified)

| Parameter           | Symbol         | Min. | Typ. | Max. | Unit | Conditions  |
|---------------------|----------------|------|------|------|------|---|
| Frequency Variation | $ \Delta f /f$ | -    | -    | 20   | %    | Include supply voltage and chip-to-chip variation |

**AC Characteristics** ( $GND = 0V$ ,  $T_A = 25^\circ C$ ,  $f_{oscx} = 8MHz$  RC, unless otherwise specified)

| Parameter           | Symbol         | Min. | Typ. | Max. | Unit | Conditions  |
|---------------------|----------------|------|------|------|------|---|
| Frequency Variation | $ \Delta f /f$ | -    | -    | 20   | %    | Include supply voltage and chip-to-chip variation |


**Low Voltage Reset Electrical Characteristics** ( $V_{DD} = 2.4 - 6V$ ,  $GND = 0V$ ,  $T_A = 25^\circ C$ , unless otherwise specified)

| Parameter     | Symbol     | Min. | Typ. | Max. | Unit | Condition  |
|---------------|------------|------|------|------|------|------------|
| LVR Voltage 1 | $V_{LVR1}$ | 2.4  | 2.5  | 2.6  | V    | LVR Enable |
| LVR Voltage 2 | $V_{LVR2}$ | 3.8  | 4.0  | 4.2  | V    | LVR Enable |



**Timing Waveform**


**System Clock Timing Waveform**




**RC Oscillator Characteristics Graphs (for reference only)**

**Typical RC Oscillator Resistor vs. Frequency:**



(1)  $f_{osc}$  vs.  $R_{osc}$



**Resistor vs.  $f_{osc}$ ,  $V_{DD} = 5.0V$**



**Resistor vs.  $f_{osc}$ ,  $V_{DD} = 3.0V$**

(2)  $f_{oscx}$  vs.  $R_{oscx}$ Resistor vs.  $f_{oscx}$ ,  $V_{DD} = 5.0V$ Resistor vs.  $f_{oscx}$ ,  $V_{DD} = 3.0V$




### In System Programming Notice for OTP

The In System Programming technology is valid for OTP chip.

The Programming Interface of the OTP chip must be set on the user's application PCB, and users can assemble all components including the OTP chip in the application PCB before programming the OTP chip. Of course, it's accessible bonding OTP chip only first, and then programming code and finally assembling other components.

Since the programming timing of Programming Interface is very sensitive, therefore four jumpers are needed (VDD, VPP, SDA, SCK) to separate the programming pins from the application circuit as shown in the following diagram.



The recommended steps are as following:

- (1) The jumpers are open to separate the programming pins from the application circuit before programming the chip.
- (2) Connect the programming interface with OTP writer and begin programming.
- (3) Disconnect OTP writer and short these jumpers when programming is complete.

For more detail information, please refer to the OTP writer user manual.




# SH67P54

## Application Circuit (for reference only)


### AP1:

- V<sub>DD</sub> = 3.0V
- OSC: Crystal oscillator 32.768kHz (Code Option)
- OSCX: Ceramic oscillator 455kHz
- PORTB: I/O
- PORTA.1, PORTA.2: ALARM output
- LCD: Internal LCD 1/8 duty, 1/4 bias



### AP2:

- V<sub>DD</sub> = 5.0V
- OSC: RC oscillator 262kHz (Code Option)
- LCD: Internal LCD 1/4 duty, 1/3 bias
- PORTA, PORTB: I/O
- PORTA.0: External interrupt



et4U.com

DataSheet


DataSheet4U.com



# SH67P54


## AP3:

- V<sub>DD</sub> = 5.0V
- OSC: Crystal oscillator 32.768kHz (Code Option)
- OSCX: RC oscillator 1.8MHz
- PORTB, PORTC, PORTD: I/O
- PORTA.1: PSG output
- PORTA.2: PSG output



## AP4:

Large LCD panel: If internal different bias resistor (10kΩ, 30kΩ, 90kΩ, 270kΩ) don't meet request, user can use External LCD bias





Music Table 1.

Following is the music scale reference table for channel 1 (or channel 2) under OSCX = 1.8MHz. (Up to 6 octaves are possible)  
Music scale data for 1.8MHz OSCX and SEL0 = SEL1 = 1

| Note | Ideal freq. | N   | OCT1/OCT2 | LSFR (C1.6 - C1.0) (C2.14 - C2.8) | Real freq. | Error% | Note | Ideal freq. | N   | OCT1/OCT2 | LSFR (C1.6 - C1.0) (C2.14 - C2.8) | Real freq. | Error% |
|------|-------------|-----|-----------|-----------------------------------|------------|--------|------|-------------|-----|-----------|-----------------------------------|------------|--------|
| B1   | 61.73       | 114 | 1         | 42                                | 61.68      | -0.08  | B4   | 493.88      | 114 | 0         | 42                                | 493.42     | -0.09  |
| C2   | 65.10       | 108 | 1         | 23                                | 65.10      | 0.01   | C5   | 523.25      | 108 | 0         | 23                                | 520.83     | -0.46  |
| #C2  | 69.29       | 101 | 1         | 64                                | 69.62      | 0.47   | #C5  | 554.35      | 101 | 0         | 64                                | 556.93     | 0.47   |
| D2   | 73.42       | 96  | 1         | 0B                                | 73.24      | -0.24  | D5   | 587.33      | 96  | 0         | 0B                                | 585.94     | -0.24  |
| #D2  | 77.78       | 90  | 1         | 4E                                | 78.13      | 0.44   | #D5  | 622.24      | 90  | 0         | 4E                                | 625.00     | 0.44   |
| E2   | 82.41       | 85  | 1         | 54                                | 82.72      | 0.38   | E5   | 659.26      | 85  | 0         | 54                                | 661.77     | 0.38   |
| F2   | 87.31       | 81  | 1         | 4F                                | 86.81      | -0.58  | F5   | 698.46      | 81  | 0         | 4F                                | 694.44     | -0.58  |
| #F2  | 92.50       | 76  | 1         | 74                                | 92.52      | 0.02   | #F5  | 739.97      | 76  | 0         | 74                                | 740.13     | 0.02   |
| G2   | 98.00       | 72  | 1         | 43                                | 97.66      | -0.35  | G5   | 783.99      | 72  | 0         | 43                                | 781.25     | -0.35  |
| #G2  | 103.82      | 68  | 1         | 38                                | 103.40     | -0.40  | #G5  | 830.59      | 68  | 0         | 38                                | 827.21     | -0.41  |
| A2   | 110.00      | 64  | 1         | 9                                 | 109.86     | -0.13  | A5   | 880.00      | 64  | 0         | 9                                 | 878.91     | -0.12  |
| #A2  | 116.54      | 60  | 1         | 13                                | 117.19     | 0.56   | #A5  | 932.31      | 60  | 0         | 13                                | 937.50     | 0.56   |
| B2   | 123.47      | 57  | 1         | 1B                                | 123.36     | -0.09  | B5   | 987.77      | 57  | 0         | 1B                                | 986.84     | -0.09  |
| C3   | 130.81      | 54  | 1         | 5A                                | 130.21     | -0.46  | C6   | 1046.48     | 54  | 0         | 5A                                | 1041.67    | -0.46  |
| #C3  | 138.59      | 51  | 1         | 56                                | 137.87     | -0.52  | #C6  | 1108.71     | 51  | 0         | 56                                | 1102.94    | -0.52  |
| D3   | 146.83      | 48  | 1         | 37                                | 146.48     | -0.24  | D6   | 1174.63     | 48  | 0         | 37                                | 1171.88    | -0.24  |
| #D3  | 155.56      | 45  | 1         | 3D                                | 156.25     | 0.44   | #D6  | 1244.48     | 45  | 0         | 3D                                | 1250.00    | 0.44   |
| E3   | 164.81      | 43  | 1         | 76                                | 163.52     | -0.79  | E6   | 1318.48     | 43  | 0         | 76                                | 1308.14    | -0.78  |
| F3   | 174.61      | 40  | 1         | 31                                | 175.78     | 0.67   | F6   | 1396.88     | 40  | 0         | 31                                | 1406.25    | 0.67   |
| #F3  | 184.99      | 38  | 1         | 46                                | 185.03     | 0.02   | #F6  | 1479.95     | 38  | 0         | 46                                | 1480.26    | 0.02   |
| G3   | 196.00      | 36  | 1         | 1A                                | 195.31     | -0.35  | G6   | 1567.95     | 36  | 0         | 1A                                | 1562.50    | -0.35  |
| #G3  | 207.65      | 34  | 1         | 69                                | 206.80     | -0.41  | #G6  | 1661.18     | 34  | 0         | 69                                | 1654.41    | -0.41  |
| A3   | 220.00      | 32  | 1         | 25                                | 219.73     | -0.12  | A6   | 1759.96     | 32  | 0         | 25                                | 1757.81    | -0.12  |
| #A3  | 233.08      | 30  | 1         | 17                                | 234.38     | 0.56   | #A6  | 1864.62     | 30  | 0         | 17                                | 1875.00    | 0.56   |
| B3   | 246.94      | 28  | 1         | 5D                                | 251.12     | 1.69   | B6   | 1975.49     | 28  | 0         | 5D                                | 2008.93    | 1.69   |
| C4   | 261.63      | 27  | 1         | 3B                                | 260.42     | -0.46  | C7   | 2092.96     | 27  | 0         | 3B                                | 2083.33    | -0.46  |
| #C4  | 277.18      | 25  | 1         | 6E                                | 281.25     | 1.47   | #C7  | 2217.41     | 25  | 0         | 6E                                | 2250.00    | 1.47   |
| D4   | 293.66      | 24  | 1         | 5C                                | 292.97     | -0.24  | D7   | 2349.27     | 24  | 0         | 5C                                | 2343.75    | -0.24  |
| #D4  | 311.12      | 23  | 1         | 39                                | 305.71     | -1.74  | #D7  | 2488.96     | 23  | 0         | 39                                | 2445.65    | -1.74  |
| E4   | 329.63      | 21  | 1         | 66                                | 334.82     | 1.58   | E7   | 2636.96     | 21  | 0         | 66                                | 2678.57    | 1.58   |
| F4   | 349.23      | 20  | 1         | 4C                                | 351.56     | 0.67   | F7   | 2793.77     | 20  | 0         | 4C                                | 2812.50    | 0.67   |
| #F4  | 369.99      | 19  | 1         | 19                                | 370.07     | 0.02   | #F7  | 2959.89     | 19  | 0         | 19                                | 2960.53    | 0.02   |
| G4   | 392.00      | 18  | 1         | 32                                | 390.63     | -0.35  | G7   | 3135.90     | 18  | 0         | 32                                | 3125.00    | -0.35  |
| #G4  | 415.30      | 17  | 1         | 65                                | 413.60     | -0.41  | #G7  | 3322.37     | 17  | 0         | 65                                | 3308.82    | -0.41  |
| A4   | 440.00      | 16  | 1         | 4A                                | 439.45     | -0.12  | A7   | 3519.93     | 16  | 0         | 4A                                | 3515.63    | -0.12  |
| #A4  | 466.15      | 15  | 1         | 15                                | 468.75     | 0.56   | #A7  | 3729.23     | 15  | 0         | 15                                | 3750.00    | 0.56   |
| B4   | 493.88      | 14  | 1         | 2A                                | 502.23     | 1.69   | B7   | 3950.98     | 14  | 0         | 2A                                | 4017.86    | 1.69   |

**Music Table 2.**


Following is the music scale reference table for channel 1 (or channel 2) under OSC = 32.768kHz. (Up to 4 octaves are possible)  
Music scale data for 32.768kHz OSC and SEL0 = SEL1 = 0

| Note | Ideal freq. | N   | OCT1 /OCT2 | LSFR (C1.6 - C1.0) (C2.14 - C2.8) | Real freq. | Error% | Note | Ideal freq. | N  | OCT1 /OCT2 | LSFR (C1.67 - C1.0) (C2.14 - C2.8) | Real freq. | Error% |
|------|-------------|-----|------------|-----------------------------------|------------|--------|------|-------------|----|------------|------------------------------------|------------|--------|
| A1   | 55.00       | 37  | 1          | 0D                                | 55.35      | 0.64   | C4   | 261.63      | 63 | 0          | 12                                 | 260.06     | -0.60  |
| #A1  | 58.27       | 35  | 1          | 34                                | 58.51      | 0.42   | #C4  | 277.18      | 59 | 0          | 26                                 | 277.70     | 0.19   |
| B1   | 61.73       | 33  | 1          | 52                                | 62.06      | 0.54   | D4   | 293.66      | 56 | 0          | 36                                 | 292.57     | -0.37  |
| C2   | 65.41       | 31  | 1          | 4B                                | 66.07      | 1.00   | #D4  | 311.12      | 53 | 0          | 35                                 | 309.13     | -0.64  |
| #C2  | 69.29       | 30  | 1          | 17                                | 68.27      | -1.48  | E4   | 329.63      | 50 | 0          | 2D                                 | 327.68     | -0.59  |
| D2   | 73.42       | 28  | 1          | 5D                                | 73.14      | -0.38  | F4   | 349.23      | 47 | 0          | 6F                                 | 348.60     | -0.18  |
| #D2  | 77.78       | 26  | 1          | 77                                | 78.77      | 1.27   | #F4  | 369.99      | 44 | 0          | 7B                                 | 372.36     | 0.64   |
| E2   | 82.41       | 25  | 1          | 6E                                | 81.92      | -0.60  | G4   | 392.00      | 42 | 0          | 6C                                 | 390.10     | -0.49  |
| F2   | 87.31       | 23  | 1          | 39                                | 89.04      | 1.99   | #G4  | 415.30      | 39 | 0          | 63                                 | 420.10     | 1.16   |
| #F2  | 92.50       | 22  | 1          | 73                                | 93.09      | 0.64   | A4   | 440.00      | 37 | 0          | 0D                                 | 442.81     | 0.64   |
| G2   | 98.00       | 21  | 1          | 66                                | 97.52      | -0.49  | #A4  | 466.15      | 35 | 0          | 34                                 | 468.11     | 0.42   |
| #G2  | 103.82      | 20  | 1          | 4C                                | 102.40     | -1.37  | B4   | 493.88      | 33 | 0          | 52                                 | 496.49     | 0.53   |
| A2   | 110.00      | 19  | 1          | 19                                | 107.79     | -2.01  | C5   | 523.25      | 31 | 0          | 4B                                 | 528.52     | 1.01   |
| #A2  | 116.54      | 18  | 1          | 32                                | 113.78     | -2.37  | #C5  | 554.35      | 30 | 0          | 17                                 | 546.13     | -1.48  |
| B2   | 123.47      | 17  | 1          | 65                                | 120.47     | -2.43  | D5   | 587.33      | 28 | 0          | 5D                                 | 585.14     | -0.37  |
| C3   | 130.81      | 16  | 1          | 4                                 | 128.00     | -2.15  | #D5  | 622.24      | 26 | 0          | 77                                 | 630.15     | 1.27   |
| #C3  | 138.59      | 15  | 1          | 0C                                | 136.53     | -1.48  | E5   | 659.26      | 25 | 0          | 6E                                 | 655.36     | -0.59  |
| D3   | 146.83      | 112 | 0          | 0A                                | 146.29     | -0.37  | F5   | 698.46      | 23 | 0          | 39                                 | 712.35     | 1.99   |
| #D3  | 155.56      | 105 | 0          | 1E                                | 156.04     | 0.31   | #F5  | 739.97      | 22 | 0          | 73                                 | 744.73     | 0.64   |
| E3   | 164.81      | 99  | 0          | 11                                | 165.50     | 0.42   | G5   | 783.99      | 21 | 0          | 66                                 | 780.19     | -0.49  |
| F3   | 174.61      | 94  | 0          | 2C                                | 174.30     | -0.18  | #G5  | 830.59      | 20 | 0          | 4C                                 | 819.20     | -1.37  |
| #F3  | 184.99      | 89  | 0          | 1D                                | 184.09     | -0.49  | A5   | 880.00      | 19 | 0          | 19                                 | 862.32     | -2.01  |
| G3   | 196.00      | 84  | 0          | 29                                | 195.05     | -0.49  | #A5  | 932.31      | 18 | 0          | 32                                 | 910.22     | -2.37  |
| #G3  | 207.65      | 79  | 0          | 3E                                | 207.39     | -0.12  | B5   | 987.77      | 17 | 0          | 65                                 | 963.77     | -2.43  |
| A3   | 220.00      | 74  | 0          | 50                                | 221.41     | 0.64   | C6   | 1046.48     | 16 | 0          | 4A                                 | 1024.00    | -2.15  |
| #A3  | 233.08      | 70  | 0          | 0E                                | 234.06     | 0.42   | #C6  | 1108.71     | 15 | 0          | 15                                 | 1092.27    | -1.48  |
| B3   | 246.94      | 66  | 0          | 62                                | 248.24     | 0.53   | D6   | 1174.63     | 14 | 0          | 2A                                 | 1170.29    | -0.37  |





## Bonding Diagram



Substrate connects to GND.

## Pad Location

unit:  $\mu\text{m}$ 

| Pad NO. | Designation     | X ( $\mu\text{m}$ ) | Y ( $\mu\text{m}$ ) | Pad No. | Designation | X ( $\mu\text{m}$ ) | Y ( $\mu\text{m}$ ) |
|---------|-----------------|---------------------|---------------------|---------|-------------|---------------------|---------------------|
| 1       | PORTD.3/SEG8    | -874                | -908                | 29      | COM1        | 666                 | 908                 |
| 2       | PORTD.2/SEG7    | -739                | -908                | 30      | COM2        | 546                 | 908                 |
| 3       | PORTD.1/SEG6    | -610                | -908                | 31      | COM3        | 426                 | 908                 |
| 4       | PORTD.0/SEG5    | -485                | -908                | 32      | COM4        | 311                 | 908                 |
| 5       | PORTC.3/SEG4    | -360                | -908                | 33      | COM5/SEG34  | 196                 | 908                 |
| 6       | PORTC.2/SEG3    | -235                | -908                | 34      | COM6/SEG33  | 81                  | 908                 |
| 7       | PORTC.1/SEG2    | -110                | -908                | 35      | COM7/SEG32  | -34                 | 908                 |
| 8       | PORTC.0/SEG1    | 15                  | -908                | 36      | COM8/SEG31  | -149                | 908                 |
| 9       | PORTB.3         | 140                 | -908                | 37      | SEG30       | -264                | 908                 |
| 10      | PORTB.2         | 265                 | -908                | 38      | SEG29       | -379                | 908                 |
| 11      | PORTB.1         | 385                 | -908                | 39      | SEG28       | -499                | 908                 |
| 12      | PORTB.0         | 505                 | -908                | 40      | SEG27       | -619                | 908                 |
| 13      | PORTA.3         | 625                 | -908                | 41      | SEG26       | -749                | 908                 |
| 14      | PORTA.2         | 745                 | -908                | 42      | SEG25       | -879                | 908                 |
| 15      | PORTA.1         | 875                 | -908                | 43      | SEG24       | -1011               | 902.5               |
| 16      | PORTA.0         | 1005                | -908                | 44      | SEG23       | -1011               | 772.5               |
| 17      | GND             | 873                 | -581                | 45      | SEG22       | -1011               | 642.5               |
|         | BD0             | 969                 | -581                | 46      | SEG21       | -1011               | 522.5               |
| 18      | V <sub>DD</sub> | 969                 | -365                | 47      | SEG20       | -1011               | 402.5               |
|         | BD1             | 969                 | -461                | 48      | SEG19       | -1011               | 287.5               |
| 19      | OSCXI           | 1011                | -235                | 49      | SEG18       | -1011               | 172.5               |
| 20      | OSCXO           | 1011                | -120                | 50      | SEG17       | -1011               | 57.5                |
| 21      | OSCI            | 1011                | -5                  | 51      | SEG16       | -1011               | -57.5               |
| 22      | OSCO            | 1011                | 110                 | 52      | SEG15       | -1011               | -172.5              |
| 23      | TEST            | 1011                | 225                 | 53      | SEG14       | -1011               | -287.5              |
| 24      | RESET           | 1011                | 342.5               | 54      | SEG13       | -1011               | -402.5              |
| 25      | V4              | 1011                | 518                 | 55      | SEG12       | -1011               | -522.5              |
| 26      | V3              | 1011                | 648                 | 56      | SEG11       | -1011               | -642.5              |
| 27      | V2              | 1011                | 778                 | 57      | SEG10       | -1011               | -772.5              |
| 28      | V1              | 1011                | 908                 | 58      | SEG9        | -1011               | -902.5              |

**Ordering Information**

| Part No.             | Package   | Packing |
|----------------------|-----------|---------|
| SH67P54H-yyxxx/000HR | CHIP FORM | Tray    |
| SH67P54F-yyxxx/064FR | QFP 64L   | Tray    |

**Note:**

- (1) "-yyxxx": "yy" means 2 bits option and "xxx" means 3 bits code seriary number. If the product is OTP type and in blank order, those bits should be none.
- (2) The data after mark "/" in Part No. block is the package and packing information for ordering.
- (3) The size of those package types are showed in "Package Information" (Page51).
- (4) Any other package or packing request, please refer to following table.

| Package  |                   | Packing  |   |
|----------|-------------------|----------|---|
| <b>D</b> | DIP               | <b>R</b> | Normal package size and in tray packing         |
| <b>F</b> | QFP               | <b>U</b> | Normal package size and in tube packing         |
| <b>H</b> | CHIP              | <b>A</b> | Normal package size and in tape & reel packing  |
| <b>J</b> | CER-DIP           | <b>D</b> | Larger package size and in tray packing         |
| <b>K</b> | SKINNY            | <b>L</b> | Larger package size and in tube packing         |
| <b>L</b> | PLCC              | <b>B</b> | Larger package size and in tape & reel packing  |
| <b>M</b> | SOP               | <b>T</b> | Smaller package size and in tray packing        |
| <b>N</b> | OTHER             | <b>S</b> | Smaller package size and in tube packing        |
| <b>Q</b> | GOOD DIE ON WAFER | <b>N</b> | Smaller package size and in tape & reel packing |
| <b>S</b> | SOJ               |          |   |
| <b>T</b> | TO92              |          |   |
| <b>V</b> | VSOP/TSOP         |          |   |
| <b>W</b> | WAFER             |          |   |
| <b>X</b> | TSSOP             |          |   |




SH67P54

## Package Information

## QFP 64L Outline Dimensions

unit: inches/mm



| Symbol         | Dimensions in inches        | Dimensions in mm         |
|----------------|-----------------------------|--------------------------|
| A              | 0.130 Max.                  | 3.30 Max.                |
| A1             | 0.004 Min.                  | 0.10 Min.                |
| A2             | $0.112 \pm 0.005$           | $2.85 \pm 0.13$          |
| b              | $0.016 + 0.004$<br>$-0.002$ | $0.40 + 0.10$<br>$-0.05$ |
| c              | $0.006 + 0.004$<br>$-0.002$ | $0.15 + 0.10$<br>$-0.05$ |
| D              | $0.551 \pm 0.005$           | $14.00 \pm 0.13$         |
| E              | $0.787 \pm 0.005$           | $20.00 \pm 0.13$         |
| $e$            | $0.039 \pm 0.006$           | $1.00 \pm 0.15$          |
| G <sub>D</sub> | 0.693 NOM.                  | 17.60 NOM.               |
| G <sub>E</sub> | 0.929 NOM.                  | 23.60 NOM.               |
| H <sub>D</sub> | $0.740 \pm 0.012$           | $18.80 \pm 0.31$         |
| H <sub>E</sub> | $0.976 \pm 0.012$           | $24.79 \pm 0.31$         |
| L              | $0.047 \pm 0.008$           | $1.19 \pm 0.20$          |
| L <sub>1</sub> | $0.095 \pm 0.008$           | $2.41 \pm 0.20$          |
| y              | 0.006 Max.                  | 0.15 Max.                |
| $\theta$       | 0° - 12°                    | 0° - 12°                 |

## Notes:

- Dimensions D & E do not include resin fins.
- Dimensions G<sub>D</sub> & G<sub>E</sub> are for PC Board surface mount pad pitch design reference only.



---

**Data Sheet Revision History**

| <b>Version</b> | <b>Content</b> | <b>Date</b> |
|----------------|----------------|-------------|
| 1.0            | Original       | Oct. 2004   |

et4U.com

DataSheet4U.com