12V Linear Flash EPROM Programming Regulator and 2.5V Precision Reference

Description

The CS-8109 has a 12V ±3% linear regulator, a high precision 2.5V reference, and microprocessor compatible control circuitry.

The 25V precision trimmed reference serves as an exceptionally stable reference for the least significant bit (LSB) in 8 bit A/D converters in 5V automotive and memory management systems, (1.5mA to 10mA). The reference operates independent of the regulator, remaining on when the regulator is switched off during non programming cycles

The regulator supplies 12V and 50mA (typ) to a FLASH EPROM during the EPROM's programming cycle. The regulator's output is protected against a variety of fault conditions: i.e. overvoltage, and short circuit conditions. If the precision reference loses power during the programming cycle, the regulator turns off


The PAUSE logic input signal enables the regulator control functions Low Voltage (LV) and Disable (DIS), Under normal EPROM programming operations PAUSE is set HIGH. During nonprogramming times when the VOUT line is forced on at 12V, the DIS and LV functions are disabled by bringing PAUSE LOW

LV, the low voltage output signal, goes LOW whenever VOUT falls out of regulation and PAUSE is HIGH The DIS output is a fast ECL comparator that mirrors the RESET input signal as long as PAUSE is HIGH.

Features


- 12V +/- 3% Regulated Output
- 50mA Output Current Capability
 - 2.5V ±0.8% Precision Trimmed A/D Reference
- Microprocessor. Compatible Controls
 - RESET Low Voltage Detection DISABLE PAUSE
- **Fault Protection**
 - 30V Load Dump **Short Circuit**

Block Diagram



Package Options

8 Lead SO



2067556 0002760 986

Cherry Semiconductor Corporation 2000 South County Trail East Greenwich, Rhode Island 02818-1530 Tel (401)885-3600 Fax (401)885-5786 email info@cherry-semi.com

Absolute Maximum Ratings

Input Operating Range	-0.5 to 25V
Overvoltage Protection	74V
Electrostatic Discharge (Human Body Model)	
RESET, PAUSE, LV, DIS	
Power Dissipation @ 25°C	0.7W
Operating Temperature Range	40 to 105°C
Storage Temperature	65 to 150°C
Lead Temperature (Soldering, 10 sec)	


Electrical Characteri	stics: -40°C < T_A <+105°C, -40°C < T_J <+150°C, I	$out = 0, V_{IN} =$	18V unless othe	rwise specifie	đ
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Regulator					
Output Voltage I _{OUT} =0 to 50mA	14.8V≤V _{IN} ≤19.0V	11.8	12.2	12.6	V
V _{OUT} OFF V _{CAL} =0V I _{CAL} =0mA	$14.8V \le V_{IN} \le 19.0V$		0.0	1.0	V
Load Regulation I _{PP} =0 to 50mA	$V_{IN} = 19.0V$		5	50	mV
Line Regulation I _{OUT} = 20mA	V _{IN} =14.8V to 19.0V		· 5 · · · · · · · · · · · · · · · · · ·	50	mV
Dropout Voltage I _{OUT} = 50mA	$V_{IN}=12V$		1.6	2.2	V
Supply Ripple Rejection	$I_{OUT} = 20 \text{mA}$	60	72		dB
Quiescent Current I _{OUT} =0 to 50mA	$14.8\mathrm{V}{\leq}\mathrm{V_{IN}}{\leq}19.0\mathrm{V}$		4.5	10 0	mA
Output Clamp	$V_{PP} = 12.6V$, $V_{CLMP} = V_{OUT} - V_{IN}$		1.5	6.8	\mathbf{v}
Overvoltage Shutdown		28	32	38	V
Control Functions				-	
LV Threshold Low	V _{OUT} decreasing from regulation.	11.40	11.70	12.39	V
LV Threshold High	V _{OUT} increasing from 6.0V	11.44	11.80	12.59	V
LV Hysteresis		50	100	200	mV
LV Leakage Current	14.8V≤V _{IN} ≤19.0V		0	50	μA
LV Output Voltage Low		0.0	0.1	0.4	V
LV Reaction Time			1.0	10.0	μs
DIS Leakage Current	$14.8V \le V_{IN} \le 19.0V$, $V_{IN} = 5.5V$		0	100	μA
DIS Output Voltage Low 8.2V≤V _{IN} ≤19.0V	RESET=0V;	0.0	0.4	0.8	V
DIS Reaction Time going LOW	$14.8V \le V_{IN} \le 19.0V$, RESET		100	250	ns
RESET Threshold		0.80	1.25	2.00	v
RESET Input Current			0	±10	μΑ
PAUSE Threshold		0.80	1.25	2.00	$(v_{i}, v_{i}, v_{i}) \in \mathcal{V}$
PAUSE Input Current	0V≤V _{IN} ≤19.0V		0	±10	μΑ


2067556 0002761 812 2 158

Electrical Chara	cteristics: -40°C <= T_J <=+105°C, V_{IN} =18V	$V, m V_{CC}$ =5 $ m V$ unles	s otherwise sp	ecified	
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Precision Reference					
Reverse Breakdown Voltage	I _{VCAL} =25mA, V _{IN} =OPEN T _A =25°C	2.493	2.500	2.507	V
Reverse Breakdown Voltage	I _{CAL} =2.5mA,	2.480	2.500	2.508	V
Δ Reverse Breakdown Voltage with Current	$1.5\text{mA} <= I_{CAL} <= 10\text{mA}$ $V_{IN} = OPEN$		3.0	12.0	mV
Reverse Dynamic Impedance	医骨髓管 法国际债务 網 重	s Martin and a	0.2	1.0	Ω

		Package Pin Description
Package Pin #	PIN SYMBOL	FUNCTION
8L SO		
1	V _{IN}	Input for regulator supply.
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	RESET	Input for RESET signal.
3	DIS	Output for Disable (DIS) signal.
4	Gnd	Power ground.
5	LV	Output for Low Voltage (LV) signal.
6	V_{CAL}	2.5V Precision Reference output.
7	PAUSE	Input from PAUSE signal.
8 7 7 7 7	$V_{\text{out}} = \{v_{\text{out}} \mid v_{\text{out}} \in \mathcal{V}_{\text{out}}\}$	Output from 12V regulator.

Typical Performance Characteristics





Definition of Terms

Current Limit. Peak current that can be delivered to the output. Dropout voltage: The input-output voltage differential at which the circuit ceases to regulate against further reduction in input voltage. Measured when the output voltage has dropped 100mV from the nominal value obtained at 14V input, dropout voltage is dependent upon load current and junction temperature

Input Voltage: The DC voltage applied to the input terminals with respect to ground

Leakage Current: The current flowing in or out of the pin when the function associated with that current is inactive

Line Regulation: The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected. **Load Regulation**: The change in output voltage for a change in load current at constant chip temperature.

Overvoltage Protection: The voltage which causes the IC to turn off its circuitry. By turning off the circuitry large currents which might damage the IC's active areas are prevented

Quiescent Current: The part of the positive input current that does not contribute to the positive load current. The regulator ground lead current.

Reaction Time: The current flowing in or out of the pin when the function associated with that current is inactive

Ripple Rejection: The ratio of the peak-to-peak input ripple voltage to the peak-to-peak output ripple voltage

2067556 0002762 759

Circuit Description

The CS-8109 has two independent voltage sources, a 2.5V precision reference and a 12V linear regulator. The precision reference is used with 8 bit A/D converters. The 12V regulator is used to program a FLASH EPROM. The regulator and its logic circuitry can be disabled during non programming periods and when the FLASH EPROM is programmed using an external power source; i.e during the manufacture of the module.

The Precision Reference

The precision reference is a trimmed 2.5V shunt regulator. The regulator holds its output reference value within $\pm 3 mV$ over the current range 1.5mA to 10mA. On chip trim links designed as part of a "look ahead" Zener zap scheme, insure that part to part variation in the output reference is kept to 1mV (typ.). The reference operates independent of the 12V regulator.

Regulator Control Functions

The 12V regulator has 4 microprocessor compatible control functions. The RESET input signal is logically ANDed with the PAUSE function and the output of the on chip precision reference. As long as the reference is active and PAUSE is high, the DISABLE output will mirror the incoming RESET input signal (See Table 1 and Figure 1).

The LV function is also logically ANDed with the PAUSE

and precision reference signals. As long as PAUSE is high and the reference is active, LV will signal each time the output voltage of the 12V regulator moves out of regulation. When it does, LV will go LOW and remain LOW until the output moves back into regulation. The PAUSE function is used to disable the regulator logic outputs as needed: e.g. a user is programming a FLASH EPROM in a module with an external power source prior to installing the module in a final system. If the DIS is not disabled, the EPROM can not be programmed using the external source (Table 1)

Table 1. Logic	Truth Table for	$ m V_{OUT}$ and	V_{CAL}
----------------	-----------------	------------------	-----------


		INI	PUTS			OUTPUTS	
EPROM Operating	V _{1N} (1=15V 0=0V	$\begin{pmatrix} V_{CAL} \\ 1=2.5V \\ 0=0V \end{pmatrix}$	PAUSE (1=5V 0=0V)	RESET (1=5V 0=0V)	$\begin{pmatrix} V_{\text{OUT}} \\ 1=12V \\ 0=<1V \end{pmatrix}$	LV (0=<0.4V)	DIS (0=<0.8V)
Non Programming Cycle	0	0	D D	D D		X	x
rton regionaling cycle	ň	1	ď	Ď	0	X	X
	1*	0	D	Ď	0	X	X
	1*	1	1	0*	1	X	
	1*	1	1	1	1	X X	0 X
EPROM Programming	0	0	D		0	X	X
using 12V Regulator	0	1	D ' '	D	0	X	X
on CS-8109	1	0	D	D	0	X	X
	1	1	1	0*	1	X	0
	1	1	1	1	1	X	X
	1	1	1	0*	<1*	0	0
	1	1	1	1	<1*	0	X
EPROM Programming	0	0	D	D	0	x	X
using External	0	0	D	D	1	X	X
Power Source	0	1	D	D	0	X	X
	0	1	0	D	1	X	X
	>0*	1	0	D	1	X	X
	>0*	1	0	D	<1	X	X

^{* -} Failure Mode (Unexpected Condition)


2067556 0002763 695 🖾

P - Panure Vlode (

D - Don't Care X - Open Collector



Applications Diagram




🖚 2067556 0002764 521 🖾

Package Specification

PACKAGE DIMENSIONS IN mm (INCHES)

			D	
Lead Count	Me	tric	Engli	sh
	Max	Min	Max	Min
8L SO	5.00	4.80	.197	.188

Thermal I	Data	8L SO	
RΘ _{JC}	typ	45	°C/W
$R\Theta_{JA}$	typ	140	°C/W



art Number	Description
S-8109D8	SO Narrow

Preliminary

This product is in the preproduction stages of the design process. The data sheet contains preliminary data. CSC reserves the right to make changes to the specifications without notice. Please contact CSC for the latest available information.

2/8/95

© 1995 Cherry Semiconductor Corporation