


# 4W Power Amplifier (5.5 – 7.2 GHz) ITT8403FP

# ADVANCED INFORMATION

## FEATURES

- 40% Typical Power Added Efficiency
- 18 dB Typical Small Signal Gain
- 45 dBm Third Order Intercept Point
- Flange mount package designed for optimum electrical and thermal performance.
- Consistent Output Power and Gain makes fixed bias possible.



## DESCRIPTION

The ITT8403 is a two stage MMIC power amplifier fabricated using GaAsTEK's Self-Aligned MSAG<sup>®</sup> MESFET Process. This product is fully matched to 50 ohms on both the input and the output.


## MAXIMUM RATINGS (T<sub>A</sub> = 25 °C unless otherwise noted)

Rating	Symbol	Value	Unit
DC Drain Supply Voltage	V <sub>DD</sub>	10	Vdc
DC Gate Supply Voltage	V <sub>GG</sub>	-4	Vdc
Power Dissipation (T <sub>BASE</sub> = 70 °C)	P <sub>DISS</sub>	-	W
RF Input Power	P <sub>IN</sub>	200	mW
Junction Temperature	T <sub>J</sub>	150	°C
Storage Temperature	T <sub>STG</sub>	-40 to +100	°C

## ELECTRICAL CHARACTERISTICS V<sub>DD</sub> = 8.0 V, I<sub>DQ</sub> = 900 mA, T<sub>A</sub> = 25 °C


Characteristic	Symbol	Min	Typ	Max	Unit
Frequency	<i>f</i>	5.5	—	7.2	GHz
Output Power, Saturated	P <sub>SAT</sub>	—	36	—	dBm
Output Power, P <sub>1dB</sub>	P <sub>1dB</sub>	—	35	—	dBm
Power Gain, P <sub>1dB</sub>	G <sub>1dB</sub>	—	18	—	dB
Gain Flatness Over Frequency	-	—	+/- 0.5	—	dB
Power Added Efficiency, P <sub>1dB</sub>	η	—	40	—	%
Drain Current at P <sub>1dB</sub>	I <sub>DS, 1dB</sub>	—	1.0	—	A
Third-Order Intercept Point	IP <sub>3</sub>	—	45	—	dBm
Input Return Loss	IRL	—	-12	-8	dB
Harmonics (f <sub>o</sub> =6.5 GHz, P <sub>OUT</sub> =35 dBm)	2f <sub>o</sub>	—	-35	—	dBc
Gate Bias Voltage	V <sub>GG</sub>	—	-2.0	—	V
Gate Current	I <sub>GG</sub>	—	2	5	mA
Stability	All non-harmonically related outputs less than -45 dBc				

**TYPICAL CHARACTERISTICS**




**Figure 1. Saturated Output Power, Efficiency, and Input Return Loss vs. Frequency**

Conditions:  $V_{DD} = 8V$ ,  $V_{GG}$  varies,  $P_{IN} = 20$  dBm




**Figure 2. Output Power at P-1dB, Efficiency, and Gain vs. Frequency**

Conditions:  $V_{DD} = 8V$ ,  $V_{GG}$  varies,  $P_{IN}$  varies



**Figure 3. Output Power, Gain, and Efficiency vs. Input Power**

Conditions:  $V_{DD} = 8V$ ,  $V_{GG}$  varies,  $f = 6.5$  GHz



**Figure 4. Input Return Loss vs. Frequency at P-1dB**

Conditions:  $V_{DD} = 8V$ ,  $V_{GG}$  varies,  $P_{IN}$  varies



APPLICATION INFORMATION




Figure 5. 'FP' Package Dimensions (Not drawn to scale)




Figure 6. Demo Board diagram

List of components:

(4) 0.1  $\mu$ F ceramic chip capacitors

Biasing:

1. User must apply negative bias to  $V_{GG}$  before applying positive bias to  $V_{DD}$  to prevent damage to amplifier.
2. Nominal bias is  $V_{GG} = -2.0$  volts at  $+8.0$  Volts on  $V_{DD}$ .
3. Only one  $V_{DD}$  and one  $V_{GG}$  must be connected to a power supply; each is internally connected to the other pin.