#### **FEATURES**

- Turn-off time less than 2µs
- Max. operating frequency greater than 500kHz
- Timing from microseconds to hours
- Operates in both astable and monostable modes
- High output current
- Adjustable duty cycle
- TTL compatible
- Temperature stability of 0.005% per °C

#### **APPLICATIONS**


- Precision timing
- Pulse generation

- Sequential timing
- Time delay generation
- · Pulse width modulation
- · Pulse position modulation
- · Missing pulse detector

#### DESCRIPTION

The 555 monolithic timing circuit is a highly stable controller capable of producing accurate time delays, or oscillation. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For a stable operation as an oscillator, the free running frequency and the duty cycle are both accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output structure can source or sink up to 200mA.

#### PIN CONFIGURATION




#### ORDERING INFORMATION


DESCRIPTION	ORDER CODE	PACKAGE DESIGNATOR*		
14-Pin Ceramic DIP	555/BCA	GDIP1-T14		
8-Pin Ceramic DIP	555/B <b>PA</b>	GDIP1-T8		

<sup>\*</sup> MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

#### **EQUIVALENT SCHEMATIC**



### **BLOCK DIAGRAM**



7110826 0085309 541 ■

555

## **ABSOLUTE MAXIMUM RATINGS**

SYMBOL	PARAMETER	RATING <sup>1</sup>	UNIT	
V <sub>CC</sub>	Supply voltage	+18	V	
PD	Power dissipation	600	mW	
TSTG	Storage temperature range	-65 to +150	°C	

## DC ELECTRICAL CHARACTERISTICS

 $V_{CC}$  = +5V to  $V_{CC}$  = +15V, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	T <sub>amb</sub> = +25°C			T <sub>amb</sub> = -55°C, +125°C			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	1
Vcc	Supply voltage		4.5		18	4.5		18	V
Icc	Supply current (low state)2	$V_{CC} = 5V$ , $R_L = \infty$ $V_{CC} = 15V$ , $R_L = \infty$		3 10	5 12			6 14	mA mA
t <sub>M</sub> Δt <sub>M</sub> /ΔT Δt <sub>M</sub> /ΔV <sub>S</sub>	Timing error (monostable) Initial accuracy <sup>3</sup> Drift with temperature <sup>7, 8</sup> Drift with supply voltage	$R_A = 2k\Omega$ to 100kΩ $C = 0.1\mu$ F		0.5	2.0			2.5 100 0.25	% ppm/°C %/V
t <sub>A</sub> Δt <sub>A</sub> /ΔT Δt <sub>A</sub> /ΔV <sub>S</sub>	Timing error (astable) Initial accuracy <sup>3</sup> Drift with temperature <sup>7</sup> Drift with supply voltage <sup>9</sup>	$R_A$ , $R_B = 1kΩ$ to $100kΩ$ C = 0.1μF $V_{CC} = 15V$		4 0.15	6 0.6			10.0 500 1.5	% ppm/°C %/V
V <sub>C</sub>	Control voltage level	V <sub>CC</sub> = +15V V <sub>CC</sub> = +5V	9.6 2.9	10.0 3.33	10.4 3.8	9.6 2.9		10.4	V
V <sub>TH</sub>	Threshold voltage	V <sub>CC</sub> = +15V V <sub>CC</sub> = +5V	9.4 <b>2.7</b>	10.0 3.33	10.6 4.0	9.4 2.4		10.6 4.0	V
t <sub>TH</sub>	Threshold current <sup>4</sup>	V <sub>TH</sub> = 10.6V		0.1	0.25			0.35	mA
V <sub>TRIG</sub> I <sub>TRIG</sub> V <sub>RESET</sub> I <sub>RESET</sub>	Trigger voltage  Trigger current Reset voltage <sup>5</sup> Reset current	$V_{CC} = +15V$ $V_{CC} = +5V$ $V_{TRIG} = 0V$ $V_{RESET} = 0.4V$	4.8 1.45 0.3	5.0 1.67 0.5	5.2 1.9 0.9 1.0 -0.4	4.5 1.5 0.1		5.5 2.2 2.0 1.3 -0.6	V V μA V mA
IRESET	Reset current	V <sub>RESET</sub> = 0V		-0.4	-1.0			-1.2	mA
<b>v</b> OL	Output voltage (low) <sup>10</sup>	V <sub>CC</sub> = +15V I <sub>SINK</sub> = 10mA I <sub>SINK</sub> = 50mA I <sub>SINK</sub> = 100mA		0.1 0.4 2.0	0.15 0.5 2.2			0.25 0.70 2.6	V V
		V <sub>CC</sub> = +5V I <sub>SINK</sub> = 8mA I <sub>SINK</sub> = 5mA		0.1 0.05	0.25 0.2			0.43 0.38	V
V <sub>OH</sub>	Output voltage (high) <sup>10</sup>	V <sub>CC</sub> = +15V I <sub>SOURCE</sub> = 100mA V <sub>CC</sub> = +5V	13.0	13.3		12.5			V
I-	Dipoharga laginge e	SOURCE = 100mA	3.0	3.3		2.6			V
I <sub>D</sub>	Discharge leakage current			20	100			500	nA

555

## **7AC ELECTRICAL CHARACTERISTICS**

 $V_{CC} = +5V$ ,  $V_{CC} = +15V$ , unless otherwise specified


SYMBOL	PARAMETER	TEST CONDITIONS	T <sub>amb</sub> = +25°C		T <sub>amb</sub> = -55°C, +125°C			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX	
toff	Turn-off time <sup>6, 7</sup>	V <sub>RESET</sub> = V <sub>CC</sub>		0.5	2.0				μs
t <sub>R</sub>	Rise time of output <sup>7</sup> Fall time of output <sup>7</sup>			100 100	200 200				ns ns

#### NOTES:


- 1. Operation beyond the limits in this table may impair the useful life of the device.

- Operation beyond the limits in the above may appear and obtained of the supply current when output high typically 1mA less.
   Tested at V<sub>CC</sub> = +5V and V<sub>CC</sub> = +15V.
   This will determine the max. value of R<sub>A</sub> + R<sub>B</sub>, for 15V operation, the max. total R = 10MΩ, and for 5V operation, the max. total R = 3.4MΩ.
- 5. Specified with trigger input high.
- 6. Time measured from a positive going input pulse from 0 to 0.8 X V<sub>CC</sub> into the threshold to the drop from high to low of the output. Trigger is tied to threshold.
- 7. This parameter is guaranteed, but not tested.
- 8. Testing performed at  $R_A = 100k\Omega$  only.
- 9. Testing performed at  $R_A = R_S = 1k\Omega$  only.
- 10. For long term static operation, derate the sink and source currents to 50mA maximum.

# TYPICAL PERFORMANCE CHARACTERISTICS




# TYPICAL APPLICATIONS



555

# TYPICAL APPLICATIONS (Continued)



# Trigger Pulse Width Requirements and Time Delays

Due to the nature of the trigger circuitry, the timer will trigger on the negative going edge of the input pulse. For the device to time out properly, it is necessary that the trigger voltage level be returned to some voltage greater than one third of the supply before the time out period. This can be achieved by making either the trigger pulse sufficiently short or by AC coupling into the trigger. By AC coupling the trigger (see Figure 1), a short negative going pulse is achieved when the trigger signal goes to ground. AC coupling is most frequently used in conjunction with a switch or a signal that goes to ground which initiates the timing cycle. Should the trigger be held low, without AC coupling, for a longer duration than the timing cycle, the output will remain in a high state for the duration of the low trigger signal without regard to the threshold comparator state. This is due to the predominance of Q15 on the base of Q16, controlling the state of the bistable flip-flop. When the trigger signal then returns to a high level, the output will fall immediately. Thus, the output signal will follow the trigger signal in this case.

Another consideration is the "turn-off time". This is the measurement of the amount of time required after the threshold reaches 2/3  $V_{CC}$  to turn the output low. To explain further, Q1 at the threshold input turns on after reaching 2/3  $V_{CC}$ , which then turns on Q5, which turns on Q6 turns on Q16 which turns Q17 off. This allows current

from Q19 to turn on Q20 and Q24 to give an output low. These steps cause the 2µs max. delay as stated in the data sheet.

Also, a delay comparable to the turn-off time is the trigger release time. When the trigger is low, Q10 is on and turns on Q11 which turns on Q15. Q15 turns off Q16 and allows Q17 to turn on. This turns off current to Q20 and Q24, which results in output high. When the trigger is released, Q10 and Q11 shut off, Q15 turns off, Q16 turns on and the circuit then follows the same path and time delay explained as "turn off time". This trigger release time is very important in designing the trigger pulse width so as not to interfere with the output signal as explained previously.