



#### **Features**

- Low voltage range: 2.7V-3.6V
- Ultra-low active, standby power
- Easy memory expansion with CE<sub>1</sub> and CE<sub>2</sub> and OE features
- TTL-compatible inputs and outputs
- · Automatic power-down when deselected
- CMOS for optimum speed/power

#### Functional Description[1]


The WCMA4016U1X is a high-performance CMOS static RAM organized as 262,144 words by 16 bits. This device features advanced circuit design to provide ultra-low active current and standby current. This is ideal for providing more battery life in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling. The device can also be put into standby mode when deselected ( $\overline{\text{CE}}_1$  HIGH or  $\overline{\text{CE}}_2$  LOW or

# 256K x 16 Static RAM

both  $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$  are HIGH). The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected ( $\overline{\text{CE}}_1$ HIGH or  $\overline{\text{CE}}_2$  LOW), outputs are disabled ( $\overline{\text{OE}}$  HIGH), both Byte High Enable and Byte Low Enable are disabled ( $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  HIGH), or during a write operation ( $\overline{\text{CE}}_1$  LOW,  $\overline{\text{CE}}_2$  HIGH and  $\overline{\text{WE}}$  LOW).

Writing to the device is accomplished by taking Chip Enables ( $\overline{CE}_1$  LOW and  $\overline{CE}_2$  HIGH) and Write Enable ( $\overline{WE}$ ) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>).

Reading from the device is accomplished by taking Chip Enables ( $\overline{\text{CE}}_1$  LOW and  $\text{CE}_2$  HIGH) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$  to I/O $_7$ . If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory will appear on I/O $_8$  to I/O $_{15}$ . See the truth table at the back of this datasheet for a complete description of read and write modes.





# WCMA4016U1X

### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied......–55°C to +125°C Supply Voltage to Ground Potential ..... -0.5V to +4.6V DC Voltage Applied to Outputs in High Z State  $^{[1]}$  ......-0.5V to V  $_{\rm CC}$  + 0.5V

DC Input Voltage<sup>[1]</sup>......-0.5V to  $V_{CC}$  + 0.5V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2100V
Latch-Up Current	>200 mA

## **Operating Range**

Device	Range	Ambient Temperature	v <sub>cc</sub>
WCMA4016U1X	Industrial	-40°C to +85°C	2.7V to 3.6V

#### **Product Portfolio**

						Power Dissipation (Industrial)			trial)
	V <sub>CC</sub> Range				Speed	Operat	ing (I <sub>CC</sub> )	Standl	oy (I <sub>SB2</sub> )
Product	V <sub>CC(min.)</sub>	V <sub>CC(typ.)</sub> <sup>[2]</sup>	V <sub>CC(max.)</sub>	Power	(ns)	Typ. <sup>[2]</sup>	Maximum	<b>Typ.</b> <sup>[2]</sup>	Maximum
WCMA4016U1X	2.7V	3.0V	3.6V	LL	70	7 mA	15 mA	2 μΑ	20 μΑ

### **Electrical Characteristics** Over the Operating Range

				V	/CMA4016L	J1X	
Parameter	Description	Test Condi	tions	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}$	V <sub>CC</sub> = 2.7V	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA	V <sub>CC</sub> = 2.7V			0.4	V
V <sub>IH</sub>	Input HIGH Voltage		V <sub>CC</sub> = 3.6V	2.2		V <sub>CC</sub> + 0.5V	V
V <sub>IL</sub>	Input LOW Voltage		V <sub>CC</sub> = 2.7V	-0.5		0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_1 \le V_{CC}$		-1	±1	+1	μΑ
l <sub>OZ</sub>	Output Leakage Current	$GND \leq V_O \leq V_{CC}$ , Ou	utput Disabled	-1	+1	+1	μΑ
at <b>99</b> heet4U.co	V <sub>CC</sub> Operating Supply Current	$\label{eq:lower_lower} \begin{array}{ll} I_{OUT} = 0 \text{ mA}, & V_{CC} = 3.6V \\ f = f_{MAX} = 1/t_{RC}, \\ \text{CMOS Levels} & \end{array}$			7	15	mA
		I <sub>OUT</sub> = 0 mA, f = 1 M CMOS Levels	Hz,		1	2	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current— CMOS Inputs				2	20	μА
I <sub>SB2</sub>	Automatic CE Power-Down Current— CMOS Inputs	0.3V,	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.3 \text{V or CE}_2 \le 1.3 \text{V}$ 0.3V, $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.3 \text{V or V}_{\text{IN}} \le 1.3 \text{V}$			20	μА

#### Notes:

www.

- V<sub>IL(min.)</sub> = -2.0V for pulse durations less than 20 ns.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25°C.






## Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ.)}$	8	pF

#### **Thermal Resistance**

Description	Test Conditions	Symbol	BGA	Units
Thermal Resistance (Junction to Ambient) <sup>[3]</sup>	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	$\Theta_{JA}$	55	°C/W
Thermal Resistance (Junction to Case) <sup>[3]</sup>		$\Theta_{\sf JC}$	16	°C/W

#### **AC Test Loads and Waveforms**



THÉVENIN EQUIVALENT Equivalent to: OUTPUT -**⊸** ∨<sub>TH</sub>

	Parameters	3.0V	Unit
www.D	ataSheet4U.com R1	1103	Ω
	R2	1554	Ω
	R <sub>TH</sub>	645	Ω
	$V_{TH}$	1.75V	V

### Data Retention Characteristics (Over the Operating Range)


Parameter	Description	Conditions		Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention			1.0		3.6	V
I <sub>CCDR</sub>	Data Retention Current	<u>V<sub>C</sub>C</u> = 1.0V	L		1	10	μΑ
		$\begin{split} &\frac{V_{CC}}{CE_1} \! \geq \! V_{CC} \! - \! 0.3 \text{V, CE}_2 \! \leq \! 0.2 \text{V,} \\ &V_{IN} \! \geq \! V_{CC} \! - \! 0.3 \text{V or } V_{IN} \! \leq \! 0.3 \text{V} \end{split}$	LL				
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time			0			ns
t <sub>R</sub> <sup>[4]</sup>	Operation Recovery Time			70			ns

#### Note:

- Tested initially and after any design or process changes that may affect these parameters. Full Device AC operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} > 10$   $\mu$ s or stable at  $V_{CC(min.)} > 10$   $\mu$ s.



#### Data Retention Waveform<sup>[5]</sup>




#### Switching Characteristics Over the Operating Range<sup>[6]</sup>

		70			
Parameter	Description	Min.	Max.	Unit	
READ CYCLE					
t <sub>RC</sub>	Read Cycle Time	70		ns	
t <sub>AA</sub>	Address to Data Valid		70	ns	
t <sub>OHA</sub>	Data Hold from Address Change	10		ns	
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Data Valid		70	ns	
t <sub>DOE</sub>	OE LOW to Data Valid		35	ns	
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[7, 9]</sup>	5		ns	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[9]</sup>		25	ns	
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[7]</sup>	10		ns	
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High Z <sup>[7, 9]</sup>		25	ns	
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Power-Up	0		ns	
atBheet4U.com	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to Power-Down		70	ns	
t <sub>DBE</sub>	BHE / BLE LOW to Data Valid		70	ns	
t <sub>LZBE</sub> <sup>[8]</sup>	BHE / BLE LOW to Low Z	5		ns	
t <sub>HZBE</sub>	BHE / BLE HIGH to High Z		25	ns	
WRITE CYCLE <sup>[10, 11]</sup>		·			
t <sub>WC</sub>	Write Cycle Time	70		ns	
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Write End	60		ns	
t <sub>AW</sub>	Address Set-Up to Write End	60		ns	
t <sub>HA</sub>	Address Hold from Write End	0		ns	
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns	
t <sub>PWE</sub>	WE Pulse Width	50		ns	

#### Notes:

- BHE BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.
- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to V<sub>CC(typ.)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30 pF load capacitance.

- specified  $I_{OL}/I_{OH}$  and 30 pF load capacitance. At any given temperature and voltage condition,  $I_{HZCE}$  is less than  $I_{LZCE}$ ,  $I_{HZOE}$  is less than  $I_{LZOE}$ , and  $I_{HZWE}$  is less than  $I_{LZWE}$  for any given device. If both byte enables are toggled together this value is 10ns  $I_{HZCE}$ ,  $I_{HZCE}$ , and  $I_{HZWE}$  are specified with  $I_{LZE}$  and  $I_{LZWE}$  are specified with  $I_{LZE}$  and  $I_{LZE}$  are specified with  $I_{LZE}$






### Switching Characteristics Over the Operating Range<sup>[6]</sup> (continued)


		70 ns		
Parameter	Description	Min.	Max.	Unit
t <sub>BW</sub>	BHE / BLE Pulse Width	60		ns
t <sub>SD</sub>	Data Set-Up to Write End	30		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[7, 9]</sup>		25	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[7]</sup>	10		ns

## **Switching Waveforms**

# Read Cycle 1 (Address Transition Controlled)<sup>[12, 13]</sup>



## Read Cycle 2 (OE Controlled)[13, 14]





#### Notes:

- 12. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ , and  $\overline{CE}_2 = V_{IH}$ .
- 13. WE is HIGH for read cycle.
  14. Address valid prior to or coincident with CE<sub>1</sub>, BHE, BLE transition LOW and CE<sub>2</sub> transition HIGH.



## Switching Waveforms (continued)







#### Notes:


- 15. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .
- 16. If  $\overline{\text{CE}}_1$  goes HIGH and  $\overline{\text{CE}}_2$  goes LOW simultaneously with  $\overline{\text{WE}} = V_{\text{IH}}$ , the output remains in a high-impedance state.
- 17. During this period, the I/Os are in output state and input signals should not be applied.



## **Typical DC and AC Characteristics**








### www.DatauthetTable

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	Χ	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
Х	L	X	Χ	Х	Χ	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
Х	Х	X	Χ	Н	Н	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data Out (I/O0 – I/O15)	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	Data Out (I/O0 – I/O7); High Z (I/O8 – I/O15)	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	High Z (I/O0 – I/O7); Data Out (I/O8 – I/O15)	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data In (I/O0 – I/O15)	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	Data In (I/O0 – I/O7); High Z (I/O8 – I/O15)		Active (I <sub>CC</sub> )






## **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	WCMA4016U1X-FF70	BA48	48-Ball Fine Pitch BGA	Industrial

## **Package Diagrams**

#### 48-Ball (7.00 mm x 8.5 mm x 1.2 mm) FBGA BA48B





# WCMA4016U1X

# **Document History Page**

Document Title: WCMA4016U1X 256K x 16 STATIC RAM Document Number:				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**		See ECN	AJU	New Data Sheet

www.DataSheet4U.com