

Low Voltage 1.65 V to 3.6 V, (Up/Down) Logic Level Translation, Bypass Switch

Preliminary Technical Data


ADG3233*

FEATURES

Operates from 1.65 V to 3.6 V Supply Rails
Bidirectional Level Translation, Unidirectional Signal
Path
8 lead SOT23 and MicroSOIC Packages
Bypass or Normal Operation
Short Circuit Protection*
LVTTL/CMOS-Compatible Inputs

APPLICATIONS
JTAG Chain Bypassing
Daisychain Bypassing
Digital Switching

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADG3233 is a bypass switch designed on a sub micron process which operates from supplies as low as 1.65 V. The device is guaranteed for operation over the supply range 1.65 V to 3.6 V. It operates from two supply voltages allowing bi-directional level translation, i.e. it translates low voltages to higher voltages and vice versa. The signal path is uni-directional, data may only flow from A to Y.

This type of device may be used in applications that require a bypassing function. It is ideally suited to bypassing devices in a JTAG chain or bypassing devices in a daisychain loop. One switch could be used for each device or a number of devices thus allowing easy bypassing of one or more devices in a chain. This may be particularly useful in reducing the time overhead in testing devices in the JTAG chain or in daisy chain applications where the user does not wish to change the settings of a particular device.

The Bypass Switch is packaged in two of the smallest footprints available for its required pin count. The 8 lead SOT23 package requires only 8.26mm² board space, while the MicroSOIC package occupies approximately 15mm² board area.

*Patent Pending

REV. PrE October 2002

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

PRODUCT HIGHLIGHTS

- 1. Level Translation.
- The Bypass Switch offers high performance and is fully guaranteed from 1.65 V to 3.6 V supply range.
- 3. Short Circuit Protection
- 4. Tiny 8 lead SOT23 package, 8.26mm² board area, or 8 lead MicroSOIC.

Table I. Truth Table

E N	Function							
L	A1 - Y2, Y1 = Hi-Z Enable Bypass Function							
H	A1 - Y1, A2 - Y2 Disable Bypass Function							

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 Analog Devices, Inc., 2002

PRELIMINARY TECHNICAL DATA

ADG3233-SPECIFICATIONS¹

($V_{CC1} = V_{CC2} = +1.65$ to +3.6 V, GND = 0 V, All specifications T_{MIN} to T_{MAX} unless otherwise noted)

Parameter	Symbol	Conditions	Mi	n Typ ²	Max	Units
LOGIC INPUTS/OUTPUTS ³		$(V_{CC2} = +1.65 \text{ to } +3.6 \text{ V}, \text{ GND})$	= 0 V)			
Input High Voltage	V_{IH}	$V_{CC1} = 3.0 \text{ V to } 3.6 \text{ V}$	1.3	5		V
I 9	111	$V_{CC1} = 2.3 \text{ V to } 2.7 \text{ V}$	1.3			V
		$V_{CC1} = 1.65 \text{ V to } 1.95 \text{ V}$		$5V_{CC}$		v
Input Low Voltage	$V_{\rm IL}$	$V_{CC1} = 3.0 \text{ V to } 3.6 \text{ V}$	-0.		0.8	v
input 2011 Voltage	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	$V_{CC1} = 2.3 \text{ V to } 2.7 \text{ V}$	-0.		0.7	v
		$V_{CC1} = 1.65 \text{ V to } 1.95 \text{ V}$	-0.		$0.35V_{\rm CC}$	
Output High Voltage (Y1)	V_{OH}	$I_{OH} = -100 \mu A$, $V_{CC1} = 3.0 \text{ V to}$			0.00 0 00	v
Output High Voltage (11)	VOH	$V_{\rm CC1} = 2.3 \text{ V to}$				V
		$V_{\rm CC1} = 2.3 \text{ V}$ to $V_{\rm CC1} = 1.65 \text{ V}$ to				V
		$I_{OH} = -4 \text{ mA}, V_{CC1} = 2.3 \text{ V to}$				V
		$V_{CC1} = 1.65 \text{ V}$ to $V_{CC1} = 1.65 \text{ V}$ to				V
		$I_{OH} = -8 \text{ mA}, V_{CC1} = 3.0 \text{ V to}$				V
Output Low Voltage (Y1)	V_{OL}	$I_{OH} = 100 \mu A$, $V_{CC1} = 3.0 \text{ V to}$			0.4	V
Output Low Voltage (11)	VOL					V
		$V_{CC1} = 2.3 \text{ V to}$	I		0.4	I
		$V_{\rm CC1} = 1.65 \text{ V} \text{ t}$			0.45	V
		$I_{OL} = 4 \text{ mA}, \qquad V_{CC1} = 2.3 \text{ V to}$			0.4	V
		$V_{\rm CC1} = 1.65 \text{ V}$			0.45	V
		$I_{OL} = 8 \text{ mA}, \qquad V_{CC1} = 3.0 \text{ V to}$	3.6 V -0.	5	0.4	V
LOGIC OUTPUTS ³		$(V_{CC1} = +1.65 \text{ to } +3.6 \text{ V, GND})$	= 0 V)			
Output High Voltage (Y2)	V_{OH}	$I_{OH} = -100 \mu A$, $V_{CC2} = 3.0 \text{ V to}$				V
Surpur Inghi Voltage (12)	VOH	$V_{CC2} = 2.3 \text{ V to}$				v
		$V_{CC2} = 2.65 \text{ V to}$ $V_{CC2} = 1.65 \text{ V to}$		c - 0.45		v
		$I_{OH} = -4 \text{ mA}, V_{CC2} = 2.3 \text{ V to}$				v
		$V_{CC2} = 2.3 \text{ V to}$ $V_{CC2} = 1.65 \text{ V to}$		c - 0.45		V
						V
Output Low Voltage (V2)	V		I		0.4	V
Output Low Voltage (Y2)	V_{OL}	$I_{OL} = 100 \mu A$, $V_{CC2} = 3.0 \text{ V to}$			0.4	V
		$V_{CC2} = 2.3 \text{ V to}$			0.4	
		$V_{CC2} = 1.65 \text{ V t}$			0.45	V
		$I_{OL} = 4 \text{ mA}, \qquad V_{CC1} = 2.3 \text{ V to}$			0.4	V
		$V_{CC1} = 1.65 \text{ V t}$			0.45	V V
SWITCHINGS CHARACTERISTICS ^{4,5}		$I_{OL} = 8 \text{ mA}, \qquad V_{CC1} = 3.0 \text{ V to}$	3.6 V -0.	J	0.4	V
$V_{CC} = V_{CC1} = V_{CC2} = 3.3V \pm 0.3 V$						
Propagation Delay, t _{PD}	l	G 00 F H H /0			~	
A1 to Y1		$C_L = 30 \text{ pF}, \ V_T = V_{CC}/2$			5	ns
A2 to Y2		$C_L = 30 \text{ pF}, \ V_T = V_{CC}/2$			5	ns
A1 to Y2		$C_L = 30 \text{ pF}, V_T = V_{CC}/2$			5	ns
ENABLE Time <i>EN</i> to Y1	$t_{\rm EN}$	$C_L = 30 \text{ pF}, V_T = V_{CC}/2$			5	ns
DISABLE Time EN to Y1	$t_{ m DIS}$	$C_L = 30 \text{ pF}, V_T = V_{CC}/2$			4	ns
ENABLE Time <i>EN</i> to Y2	$t_{\rm EN}$	$C_L = 30 \text{ pF}, V_T = V_{CC}/2$			6	ns
DISABLE Time <i>EN</i> to Y2	$t_{ m DIS}$	$C_L = 30 \text{ pF}, V_T = V_{CC}/2$			6	ns
$V_{\rm CC} = V_{\rm CC1} = V_{\rm CC2} = 2.5 V \pm 0.2 V$						
Propagation Delay, t _{PD}						
A1 to Y1	$t_{PHL,}t_{PLH}$	$C_{L} = 30 \text{ pF}, V_{T} = V_{CC}/2$			6	ns
A2 to Y2	$t_{PHL,}t_{PLH}$	$C_L = 30 \text{ pF}, V_T = V_{CC}/2$			6	ns
A1 to Y2	t_{PHL} , t_{PLH}	$C_{L} = 30 \text{ pF}, V_{T} = V_{CC}/2$			6	ns
ENABLE Time <i>EN</i> to Y1	$t_{\rm EN}$	$C_{L} = 30 \text{ pF}, V_{T} = V_{CC}/2$			6	ns
DISABLE Time EN to Y1	$t_{ m DIS}$	$C_{L} = 30 \text{ pF}, V_{T} = V_{CC}/2$			5	ns
ENABLE Time <i>EN</i> to Y2	$t_{\rm EN}$	$C_{L} = 30 \text{ pF}, V_{T} = V_{CC}/2$			8	ns
DISABLE Time <i>EN</i> to Y2	$t_{ m DIS}$	$C_L = 30 \text{ pF}, V_T = V_{CC}/2$			7	ns
$V_{\rm CC} = V_{\rm CC1} = V_{\rm CC2} = 1.8V \pm 0.15 V$						
Propagation Delay, t _{PD}						
A1 to Y1	t_{PHL} , t_{PLH}	$C_L = 30 \text{ pF}, V_T = V_{CC}/2$			10	ns
A2 to Y2	t_{PHL} , t_{PLH}	$C_L = 30 \text{ pF}, V_T = V_{CC}/2$			10	ns
	t_{PHL}, t_{PLH}	$C_L = 30 \text{ pF}, V_T = V_{CC}/2$			10	ns
A1 to Y2	TUPHI, UPLE		1			
A1 to Y2 ENABLE Time <i>EN</i> to Y1					9	ns
ENABLE Time EN to Y1	$t_{\rm EN}$	$C_{\rm L} = 30 {\rm pF}, V_{\rm T} = V_{\rm CC}/2$			9 7	
						ns ns ns

-2- REV. PrE

PRELIMINARY TECHNICAL DATA

ADG3233

Parameter	Symbol	Conditions	Min	Typ ²	Max	Units
Input Leakage Current	$I_{\rm I}$	$0 \le V_{IN} \le 3.6 \text{ V}$			±1	μА
Output Leakage Current	Io	$0 \le V_{IN} \le 3.6 \text{ V}$			±1	μA
Input Capacitance ³	C_{IN}	$f = 1 \text{ MHz}, V_{IN} = V_{CC} \text{ or GND}$		5		pF
Output Capacitance ³	C_{O}	$f = 1 \text{ MHz}, V_{IN} = V_{CC} \text{ or GND}$		5		pF
Max Data Rate		55		TBD		Mbps
Jitter				TBD		ps
POWER REQUIREMENTS						
Power Supply Voltages	V_{CC1}		1.65		3.6	V
11 7	V_{CC2}		1.65		3.6	V
Quiescent Power Supply Current	I _{CC1}	Digital Inputs = $0 \text{ V or } V_{CC}$			5	μA
, , , , , , , , , , , , , , , , , , , ,	I_{CC2}	Digital Inputs = $0 \text{ V or } V_{CC}$			5	μA
Increase in I _{CC} per input	ΔI_{CC12}	$V_{CC} = + 3.6 \text{ V}$, One input at 3.0 V;				'
	0012	Others at V _{CC} or GND			100	μA

NOTES

REV. PrE -3-

Temperature range is as follows: B Version: -40°C to $+85^{\circ}\text{C}$.

All typical values are at $V_{CC} = V_{CC1} = V_{CC2}$, $V_{CC2} = V_{CC1} = V_{CC2}$, $V_{CC1} = V_{CC2}$, while V_{CC1} and $V_{CC2} = V_{CC2}$ and for Y2 with respect to $V_{CC2} = V_{CC2}$.

⁴ Guaranteed by design, not subject to production test.

⁵ See Test Circuits and Waveforms.

Specifications subject to change without notice.

PRELIMINARY TECHNICAL DATA

ADG3233


ABSOLUTE MAXIMUM RATINGS1

$(T_A = 25^{\circ}C \text{ unless otherwise noted})$
V_{CC} to GND0.5 V to +4.6 V
Digital Inputs to GND0.5 V to +4.6 V
DC Input Voltage0.5 V to +4.6 V
DC Output Current 50mA
Operating Temperature Range
Industrial (B Version)40°C to +85°C
Storage Temperature Range65°C to +150°C
Junction Temperature 150°C
8 Lead microSOIC,
θ_{JA} Thermal Impedance
θ_{JC} Thermal Impedance
8 Lead SOT23,
θ_{JA} Thermal Impedance
Lead Temperature, Soldering (10seconds) 300°C
IR Reflow, Peak Temperature (<20 seconds)+ $235^{\circ}C$
NOTES


¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this speci•cation is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

PIN CONFIGURATIONS

8 Lead SOT23 Package (RJ-8)



8 Lead MicroSOIC Package (RM-8)



ORDERING GUIDE

Model Option	Temperature Range	Package Description	Branding	Package
ADG3233BRJ	-40°C to +85°C	SOT23	W1B	RJ-8
ADG3233BRM	-40°C to +85°C	MicroSOIC	W1B	RM-8

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG3233 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



-4- REV. PrE

ADG3233

TYPICAL PERFORMANCE CHARACTERISTICS

TBD

TBD

TBD

TPC 1. I_{CC} vs. Input Signal Frequency.

TPC 2. V_{CC} Supply vs temperature

TPC 3. Rise/Fall time vs capacitive load

TBD

TBD

TBD

TPC 4. Propagation Delay vs Temperature TPC 5. Propagation Delay vs Split Supply.

TPC 6. Propagation delay vs capacitive load

REV. PrE -5-

ADG3233




Figure 1. Propagation Delay




Figure 2. Y1 Enable and Disable Times




Figure 3. Y2 Enable and Disable Times

DESCRIPTION

The ADG3233 is a bypass switch designed on a sub micron process which operates from supplies as low as 1.65 V. The device is guaranteed for operation over the supply range 1.65 V to 3.6 V. It operates from two supply voltages allowing bi-directional level translation, i.e. it translates low voltages to higher voltages and vice versa. The signal path is uni-directional, data may only flow from A to Y.

A1 & EN Input

The A1 and enable (EN) inputs have $V_{\rm II}/V_{\rm IH}$ logic levels so that it can accept logic levels of $V_{\rm OL}/V_{\rm OH}$ from Device 0 or the controlling device independent of the value of the supply being used by the controlling device. These inputs (A1, EN) are capable of accepting inputs outside the $V_{\rm CC1}$ supply range. For example, the $V_{\rm CC1}$ supply applied to the Bypass switch could be 1.8V while Device 0 could be operating from a 2.5V or 3.3V supply rail, there are no internal diodes to the supply rails, so the device can handle inputs above the supply, but inside the absolute maximum ratings.

Normal Operation

Figure 4 shows the Bypass switch being used in Normal Mode. In this mode, the signal paths are from A1 to Y1 and A2 to Y2. The device will level translate the signal applied to A1 to a $V_{\rm CC1}$ logic level (this level translation can be either to a higher or lower supply) and route the signal to the Y1 output, which will have standard $V_{\rm OL}/V_{\rm OH}$ levels for $V_{\rm CC1}$ supplies. The signal is then passed through

Device 1 and back to the A2 input pin of the bypass switch.

The logic level inputs of A2 are with respect to the $V_{\rm CC1}$ supply. The signal will be level translated from $V_{\rm CC1}$ to $V_{\rm CC2}$ and routed to the Y2 output pin of the bypass switch. Y2 output logic levels are with respect to the $V_{\rm CC2}$ supply.

Bypass Operation

Figure 5 illustrates the device as used in Bypass operation. The signal path is now from A1 directly to Y2, thus bypassing Device 1 completely. The signal will be level translated to a $V_{\rm CC2}$ logic level and available on Y2 where it may be applied directly to the input of Device2. In Bypass mode, Y1 is pulled up to $V_{\rm CC1}$.

The three supplies in Figures 4 & 5 may be any combination of supplies, i.e. $V_{\rm CC0}$, $V_{\rm CC1}$ and $V_{\rm CC2}$ may be any combination of supplies, for example: 1.8, 2.5, 3.3V.

-6- REV. PrE




Figure 4. Bypass Switch in Normal Mode





Figure 5. Bypass Switch in Bypass Mode

REV. PrE -7-

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

8-Lead μSOIC (RM-8)



8-Lead SOT23 (RJ-8)

